04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 6 TIMER ARRAY UNIT<br />

(5) Timer channel enable status register m (TEm)<br />

TEm is used to enable or stop the timer operation of each channel.<br />

When a bit of timer channel start register m (TSm) is set to 1, the corresponding bit of this register is set to 1.<br />

When a bit of timer channel stop register m (TTm) is set to 1, the corresponding bit of this register is cleared to 0.<br />

TEm can be read by a 16-bit memory manipulation instruction.<br />

The lower 8 bits of TEm can be read with a 1-bit or 8-bit memory manipulation instruction with TEmL.<br />

Reset signal generation clears this register to 0000H.<br />

Figure 6-13. Format of Timer Channel Enable Status Register m (TEm)<br />

Address: F01B0H, F01B1H (TE0), F01F0H, F01F1H (TE1), After reset: 0000H R<br />

F0230H, F0231H (TE2)<br />

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

TEm 0 0 0 0 0 0 0 0 TEm7 TEm6 TEm5 TEm4 TEm3 TEm2 TEm1 TEm0<br />

TE<br />

mn<br />

0 Operation is stopped.<br />

1 Operation is enabled.<br />

Caution Be sure to clear bits 15 to 8 of TEm to 0.<br />

Remark m: Unit number (m = 0 to 2)<br />

n: Channel number (n = 0 to 7)<br />

Indication of operation enable/stop status of channel n<br />

R01UH0317EJ0004 Rev. 0.04 336<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!