04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 5 CLOCK GENERATOR<br />

(13) Peripheral Clock select register (PCKSEL)<br />

Figure 5-15. Format of Peripheral Clock select register (PCKSEL)<br />

Address: F00F2H After reset: 00H @R/W (Note: Bits 1,2 and 7 are Read Only)<br />

Symbol <br />

PCKSEL 0 CAN<br />

MCKE1<br />

CAN<br />

MCK1<br />

CAN<br />

MCKE0<br />

CAN<br />

MCK0<br />

0 0 SGCLK<br />

SEL<br />

CANMCKE1 Supply/stop control of clock (bus & operation) of aFCAN unit1<br />

0 Stops supplying clock (bus & operation) of aFCAN unit1<br />

1 Supplies clock (bus & operation) of aFCAN unit1<br />

CANMCK1 Input clock (operation) supply selection of aFCAN unit1<br />

0 fMAIN is supplied<br />

1 fMP is supplied<br />

CANMCKE0 Supplies/stops control of clock (bus & operation) of aFCAN unit0<br />

0 Stops supplying clock (bus & operation) of aFCAN unit0<br />

1 Supplies clock (bus & operation) of aFCAN unit0<br />

CANMCK0 Input clock (operation) supply selection of aFCAN unit0<br />

0 fMAIN is supplied<br />

1 fMP is supplied<br />

SGCLKSEL Clock (operation) source supply selection of Sound Generator<br />

0 fCLK is supplied<br />

1 fCLK/2 is supplied<br />

R01UH0317EJ0004 Rev. 0.04 289<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!