04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

13.5.5 BF transmission<br />

Figure 13-32 describes the processing of BF transmission in LIN communication.<br />

Figure 13-32. BF Transmission Processing Flow<br />

START<br />

Baud rate setting<br />

(UFnCTL1 register)<br />

Transmit data level,<br />

BF length settings<br />

(UFnOPT0 register)<br />

Various mode settings<br />

(UFnOPT1)<br />

Noise filter,<br />

INTLTn timing settings<br />

(UFnOPT2)<br />

Various mode settings,<br />

enabling transmission<br />

(UFnCTL0)<br />

Set UFnBTT bit<br />

(UFnOPT0)<br />

INTLTn signal generated?<br />

Caution Set the following values when performing BF transmission.<br />

The transmit data level is normal output (UFnTDL = 0).<br />

Communication direction control is LSB first (UFnDIR = 1).<br />

The parity selection bit is no parity bit output (UFnPS1, UFnPS0 = 00B).<br />

The data character length is 8 bits (UFnCL = 1).<br />

Transmission interrupt is when starting transmission (UFnITS = 0).<br />

END<br />

Remarks 1. See (2) of 13.11 Cautions on Use for details of starting LIN-UART.<br />

2. n = 0, 1<br />

Yes<br />

R01UH0317EJ0004 Rev. 0.04 730<br />

Feb. 22, 2013<br />

No

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!