04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 12 SERIAL ARRAY UNIT<br />

Figure 12-11. Format of Serial Status Register mn (SSRmn) (2/2)<br />

Address: F0100H, F0101H (SSR00), F0102H, F0103H (SSR01), After reset: 0000H R<br />

F0130H, F0131H (SSR10), F0132H, F0133H (SSR11)<br />

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

SSRmn 0 0 0 0 0 0 0 0 0 TSF<br />

mn<br />

OVF<br />

mn<br />

R01UH0317EJ0004 Rev. 0.04 575<br />

Feb. 22, 2013<br />

BFF<br />

mn<br />

Overrun error detection flag of channel n<br />

0 0 0 PEF<br />

mn<br />

0 No error occurs.<br />

1 An overrun error occurs.<br />

<br />

Receive data stored in the SDRmn register is not read and transmit data is written or the next receive<br />

data is written.<br />

Transmit data is not ready for slave transmission or reception in the CSI mode.<br />

This is a cumulative flag and is not cleared until 1 is written to the OVCTmn bit of the SIRmn register.<br />

PEF<br />

mn<br />

0 No error occurs.<br />

1 ACK is not detected (during I 2 C transmission).<br />

Parity error detection flag of channel 11<br />

<br />

1 is written to the PECTmn bit of the SIRmn register.<br />

<br />

No ACK signal is returned from the slave channel at the ACK reception timing during I2C transmission (ACK is<br />

not detected).<br />

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 1), PEF bit is SSRn only<br />

OVF<br />

mn

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!