04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

Figure 13-44. Status Interrupt Occurrence Timing upon Successful BF Reception (When UFnBRF = 0)<br />

LRxDn input<br />

Data sampling<br />

UFnFE flag/<br />

UFnOVE flag<br />

UFnBSF flag<br />

INTLSn<br />

LTxDn output<br />

LRxDn input<br />

Data sampling<br />

UFnBRF flag<br />

UFnTSF flag<br />

Error judgment<br />

(internal signal)<br />

UFnDCE flag<br />

INTLSn<br />

Remark n = 0, 1<br />

“0“<br />

Start<br />

bit<br />

D0 D5 D6 D7<br />

When low-level period is at least 11 bits<br />

Figure 13-45. Example of Data Consistency Error Occurrence Timing When UFnBRF = 0<br />

“0“<br />

Start<br />

bit<br />

Start<br />

bit<br />

D0 D5 D6 D7<br />

D0 D5 D6 D7<br />

During reception<br />

operation<br />

R01UH0317EJ0004 Rev. 0.04 743<br />

Feb. 22, 2013<br />

Stop<br />

bit<br />

Stop<br />

bit<br />

Stop<br />

bit<br />

Mismatch detection<br />

Next transmission is<br />

not performed.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!