04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

R01UH0317EJ0004 Rev. 0.04 1286<br />

Feb. 22, 2013<br />

Necessary WAIT I/O register(SFR) name R/W Bit R/W<br />

Address<br />

READ(MIN.) READ(MAX.) WRITE(MIN.) WRITE(MAX.)<br />

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 1 8 16 7 6 5 4 3 2 1 0<br />

1 1 1 1 F0142<br />

1 1 1 1 F0144<br />

1 1 1 1 F0146<br />

1 1 1 1 F0148<br />

1 1 1 1 F014A<br />

1 1 1 1 F0150<br />

1 1 5 7 F0158<br />

1 1 1 1 F015C<br />

1 1 1 1 F015D<br />

1 1 1 1 F015E<br />

1 1 1 1 F015F<br />

1 1 5 7 F0160<br />

1 1 1 1 F0162<br />

SS1 (Serial channel start trigger register 1) - - E - - - - - - - -<br />

SS1L E E - R R R R R R E E<br />

SS1_1 SS1_0 - - - - - - E E<br />

ST1 (Serial channel stop trigger register 1) - - E - - - - - - - -<br />

ST1L E E - R R R R R R E E<br />

ST1_1 ST1_0 - - - - - - E E<br />

SPS1 (Serial clock select register 1) - - E - - - - - - - -<br />

SPS1L - E - - - - - - - - -<br />

SO1 (Serial output register 1) - - E - - - - - - - -<br />

SO1L - E - - - - - - - - -<br />

SOE1 (Serial output enabel register 1) - - E - - - - - - - -<br />

SOE1L E E - R R R R R R E E<br />

SOE1_1 SOE1_0 - - - - - - E E<br />

SOL1 (Serial output level register 1) - - E - - - - - - - -<br />

SOL1L - E - - - - - - - - -<br />

MCMPC4 (Compare control register 4) E E - E E R E E E E E<br />

AOUT4 TWIN4 ZPD4 TEN4 ADB41 ADB40 DIR41 DIR40 E E R E E E E E<br />

ZPDS0 (ZPD detection voltage setting register0/ZPD analog input control) E E - E E E E E E E E<br />

ZPD2PC ZPD2S2 ZPD2S1 ZPD2S0 ZPD1PC ZPD1S2 ZPD1S1 ZPD1S0 E E E E E E E E<br />

ZPDS1 (ZPD detection voltage setting register1/ZPD analog input control) E E - E E E E E E E E<br />

ZPD4PC ZPD4S2 ZPD4S1 ZPD4S0 ZPD3PC ZPD3S2 ZPD3S1 ZPD3S0 E E E E E E E E<br />

CMPCTL (ZPD flag detection clock setting register) E E - R R R R E E E E<br />

DBCL3 DBCL2 DBCL1 DBCL0 - - - - E E E E<br />

ZPDEN (ZPD operation control register) E E - R R R R E E E E<br />

ZPD4EN ZPD3EN ZPD2EN ZPD1EN - - - - E E E E<br />

MCNTC0 (Compare control register 0) E E - E R E E E E E E<br />

CAE FULL PCE PCS SMCL2 SMCL1 SMCL0 E - E E E E E E<br />

MCMP1HW (Compare register 1HW) - - E - - - - - - - -<br />

MCMP10 (Compare register 10) - E - - - - - - - - -<br />

1 1 1 1 F0163 MCMP11 (Compare register 11) - E - - - - - - - - -<br />

1286<br />

<strong>RL78</strong>/<strong>D1A</strong> APPENDIX A NUMBER OF WAIT CYCLES TO ACCESS I/O REGISTERS<br />

Specifications in this document are tentative and subject to change.<br />

Under development Preliminary document

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!