04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

R01UH0317EJ0004 Rev. 0.04 1318<br />

Feb. 22, 2013<br />

Necessary WAIT I/O register(SFR) name R/W Bit R/W<br />

Address<br />

READ(MIN.) READ(MAX.) WRITE(MIN.) WRITE(MAX.)<br />

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 1 8 16 7 6 5 4 3 2 1 0<br />

- - - - FFF12<br />

- - - - FFF14<br />

- - - - FFF16<br />

SDR01 (Serial data register 01) - - E - - - - - - - -<br />

SDR01L - E - - - - - - - - -<br />

SDR10 (Serial data register 10) - - E - - - - - - - -<br />

SDR10L - E - - - - - - - - -<br />

SDR11 (Serial data register 11) - - E - - - - - - - -<br />

SDR11L - E - - - - - - - - -<br />

- - - - FFF18 TDR00 (Timer data register 00 ) - - E - - - - - - - -<br />

- - - - FFF1A TDR01 (Timer data register 01) - - E - - - - - - - -<br />

- - - - FFF1E ADCR (10 bit A/D conversion result register) - - R - - - - - - - -<br />

- - - - FFF1F ADCRH (8 bit A/D conversion result register) - R - - - - - - - - -<br />

- - - - FFF20<br />

- - - - FFF21<br />

- - - - FFF22<br />

- - - - FFF23<br />

- - - - FFF24<br />

- - - - FFF25<br />

- - - - FFF26<br />

- - - - FFF27<br />

- - - - FFF28<br />

- - - - FFF29<br />

PM0 (Port mode register 0) E E - E E E E E E E E<br />

PM0_7 PM0_6 PM0_5 PM0_4 PM0_3 PM0_2 PM0_1 PM0_0 E E E E E E E E<br />

PM1 (Port mode register 1) E E - E E E E E E E E<br />

PM1_7 PM1_6 PM1_5 PM1_4 PM1_3 PM1_2 PM1_1 PM1_0 E E E E E E E E<br />

PM2 (Port mode register 2) E E - E E E E E E E E<br />

PM2_7 PM2_6 PM2_5 PM2_4 PM2_3 PM2_2 PM2_1 PM2_0 E E E E E E E E<br />

PM3 (Port mode register 3) E E - E E E E E E E E<br />

PM3_7 PM3_6 PM3_5 PM3_4 PM3_3 PM3_2 PM3_1 PM3_0 E E E E E E E E<br />

PM4 (Port mode register 4) E E - R R R R R R R E<br />

PM4_0 - - - - - - - E<br />

PM5 (Port mode register 5) E E - E E E E E E E E<br />

PM5_7 PM5_6 PM5_5 PM5_4 PM5_3 PM5_2 PM5_1 PM5_0 E E E E E E E E<br />

PM6 (Port mode register 6) E E - R E E E E E E E<br />

PM6_6 PM6_5 PM6_4 PM6_3 PM6_2 PM6_1 PM6_0 - E E E E E E E<br />

PM7 (Port mode register 7) E E - R R E E E E E E<br />

PM7_5 PM7_4 PM7_3 PM7_2 PM7_1 PM7_0 - - E E E E E E<br />

PM8 (Port mode register 8) E E - E E E E E E E E<br />

PM8_7 PM8_6 PM8_5 PM8_4 PM8_3 PM8_2 PM8_1 PM8_0 E E E E E E E E<br />

PM9 (Port mode register 9) E E - E E E E E E E E<br />

PM9_7 PM9_6 PM9_5 PM9_4 PM9_3 PM9_2 PM9_1 PM9_0 E E E E E E E E<br />

1318<br />

<strong>RL78</strong>/<strong>D1A</strong> APPENDIX A NUMBER OF WAIT CYCLES TO ACCESS I/O REGISTERS<br />

Specifications in this document are tentative and subject to change.<br />

Under development Preliminary document

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!