04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

R01UH0317EJ0004 Rev. 0.04 1323<br />

Feb. 22, 2013<br />

Necessary WAIT I/O register(SFR) name R/W Bit R/W<br />

Address<br />

READ(MIN.) READ(MAX.) WRITE(MIN.) WRITE(MAX.)<br />

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 1 8 16 7 6 5 4 3 2 1 0<br />

- - - - FFFD0<br />

- - - - FFFD1<br />

- - - - FFFD2<br />

- - - - FFFD3<br />

- - - - FFFD4<br />

- - - - FFFD5<br />

- - - - FFFD6<br />

- - - - FFFD7<br />

- - - - FFFD8<br />

- - - - FFFD9<br />

- - - - FFFDA<br />

IF2 (Interrupt request flag register 2) - - E - - - - - - - -<br />

IF2L (Interrupt request flag register 2L) E E - E E E E E E E E<br />

C0RECIF C0WUPIF C0ERRIF C1WUPIF C1ERRIF TMIF07 TMIF06 TMIF05 E E E E E E E E<br />

IF2H (Interrupt request flag register 2H) E E - E E E E E E E E<br />

FLIF C1RECIF MDIF TMIF13 TMIF12 TMIF11 TMIF10 C0TRXIF E E E E E E E E<br />

IF3 (Interrupt request flag register 3) - - E - - - - - - - -<br />

IF3L (Interrupt request flag register 3L) E E - E E E E E E E E<br />

TMIF22 TMIF21 TMIF20 TMIF17 TMIF16 TMIF15 TMIF14 C1TRXIF E E E E E E E E<br />

IF3H (Interrupt request flag register 3H) E E - R R R E E E E E<br />

DMAIF3 DMAIF2 TMIF26 TMIF24 TMIF23 - - - E E E E E<br />

MK2 (Interrupt mask flag register 2) - - E - - - - - - - -<br />

MK2L (Interrupt mask flag register 2L) E E - E E E E E E E E<br />

C0RECMK C0WUPMK C0ERRMK C1WUPMK C1ERRMK TMMK07 TMMK06 TMMK05 E E E E E E E E<br />

MK2H (Interrupt mask flag register 2H) E E - E E E E E E E E<br />

FLMK C1RECMK MDMK TMMK13 TMMK12 TMMK11 TMMK10 C0TRXMK E E E E E E E E<br />

MK3 (Interrupt mask flag register 3) - - E - - - - - - - -<br />

MK3L (Interrupt mask flag register 3L) E E - E E E E E E E E<br />

TMMK22 TMMK21 TMMK20 TMMK17 TMMK16 TMMK15 TMMK14 C1TRXMK E E E E E E E E<br />

MK3H (Interrupt mask flag register 3H) E E - R R R E E E E E<br />

DMAMK3 DMAMK2 TMMK26 TMMK24 TMMK23 - - - E E E E E<br />

PR02 (Priority specification flag register 02) - - E - - - - - - - -<br />

PR02L (Priority specification flag register 02L) E E - E E E E E E E E<br />

C0RECPR0 C0WUPPR0 C0ERRPR0 C1WUPPR0 C1ERRPR0 TMPR007 TMPR006 TMPR005 E E E E E E E E<br />

PR02H (Priority specification flag register 02H) E E - E E E E E E E E<br />

FLPR0 C1RECPR0 MDPR0 TMPR013 TMPR012 TMPR011 TMPR010 C0TRXPR0 E E E E E E E E<br />

PR03 (Priority specification flag register 03) - - E - - - - - - - -<br />

PR03L (Priority specification flag register 03L) E E - E E E E E E E E<br />

TMPR022 TMPR021 TMPR020 TMPR017 TMPR016 TMPR015 TMPR014 C1TRXPR0 E E E E E E E E<br />

1323<br />

<strong>RL78</strong>/<strong>D1A</strong> APPENDIX A NUMBER OF WAIT CYCLES TO ACCESS I/O REGISTERS<br />

Specifications in this document are tentative and subject to change.<br />

Under development Preliminary document

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!