04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 12 SERIAL ARRAY UNIT<br />

Figure 12-47. Flowchart of Master Transmission/Reception (in Single- Transmission/Reception Mode)<br />

Starting CSI communication<br />

Setting SAU1EN and SAU0EN<br />

bits of PER0 register to 1<br />

Setting operation clock by<br />

SPSm register<br />

SMRmn, SCRmn: Setting communication<br />

SDRmn[15:9]: Setting transfer rate<br />

SOm, SOEm: Setting output and SCKp output<br />

Port manipulation<br />

Writing 1 to SSmn bit<br />

Writing transmit data to<br />

SDRmn register<br />

Starting transmission/reception<br />

Transfer end interrupt<br />

generated?<br />

Yes<br />

Reading SDRmn<br />

register<br />

Transmission/reception<br />

completed?<br />

Yes<br />

Writing 1 to STmn bit<br />

Clearing SAU1EN and SAU0EN<br />

bits of PER0 register to 0<br />

End of communication<br />

No<br />

Perform initial setting when SEmn = 0.<br />

R01UH0317EJ0004 Rev. 0.04 616<br />

Feb. 22, 2013<br />

No<br />

Caution After setting the PER0 register to 1, be sure to set the SPSm register after 4 or more clocks have<br />

elapsed.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!