04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<br />

<br />

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 11 A/D CONVERTER<br />

(2) A/D converter mode register 0 (ADM0)<br />

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion.<br />

The ADM0 register can be set by a 1-bit or 8-bit memory manipulation instruction.<br />

Reset signal generation clears this register to 00H.<br />

Address: FFF30H After reset: 00H R/W<br />

Figure 11-3. Format of A/D Converter Mode Register 0 (ADM0)<br />

Symbol 6 5 4 3 2 1 <br />

ADM0 ADCS ADMD FR2 Note 1 FR1 Note 1 FR0 Note 1 LV1 Note 1 LV0 Note 1 ADCE<br />

ADCS A/D conversion operation control<br />

0 Stops conversion operation<br />

[When read]<br />

Conversion stopped/standby status<br />

1 Enables conversion operation<br />

[When read]<br />

While in the software trigger mode: Conversion operation status<br />

While in the hardware trigger wait mode: Stabilization wait status + conversion operation status<br />

ADMD Specification of the A/D conversion channel selection mode<br />

0 Select mode<br />

1 Scan mode<br />

Note 2<br />

ADCE A/D voltage comparator operation control<br />

0 Stops A/D voltage comparator operation<br />

1 Enables A/D voltage comparator operation<br />

Notes 1. For details of the FR2 to FR0, LV1, LV0 bits, and A/D conversion, see Table 11-3 A/D Conversion Time<br />

Selection.<br />

2. While in the software trigger mode or hardware trigger no-wait mode, the operation of the A/D voltage<br />

comparator is controlled by the ADCS and ADCE bits, and it takes 1 s from the start of operation for the<br />

operation to stabilize. Therefore, when the ADCS bit is set to 1 after 1 s or more has elapsed from the<br />

time ADCE bit is set to 1, the conversion result at that time has priority over the first conversion result.<br />

Otherwise, ignore data of the first conversion.<br />

Cautions 1. Change the ADMD, FR2 to FR0, LV1, LV0, and ADCE bits while conversion is stopped or on<br />

standby (ADCS = 0).<br />

2. Do not change the ADCE and ADCS bits from 0 to 1 at the same time by using an 8-bit<br />

manipulation instruction. Be sure to set these bits in the order described in 11.7 A/D Converter<br />

Setup Flowchart.<br />

R01UH0317EJ0004 Rev. 0.04 510<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!