04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 11 A/D CONVERTER<br />

(6) 8-bit A/D conversion result register (ADCRH)<br />

This register is an 8-bit register that stores the A/D conversion result. The higher 8 bits of 10-bit resolution are stored.<br />

The ADCRH register can be read by an 8-bit memory manipulation instruction.<br />

Reset signal generation clears this register to 00H.<br />

Note If the A/D conversion result is outside the range specified by using the A/D conversion comparison function (the<br />

value specified by the ADRCK bit of the ADM2 register and ADUL/ADLL registers; see Figure 11-8), the result is<br />

not stored.<br />

Figure 11-10. Format of 8-bit A/D Conversion Result Register (ADCRH)<br />

Address: FFF1FH After reset: 00H R<br />

Symbol<br />

ADCRH<br />

7 6 5 4 3 2 1 0<br />

Caution When writing to the A/D converter mode register 0 (ADM0), analog input channel specification<br />

register (ADS), and A/D port configuration register (ADPC), the contents of the ADCRH register may<br />

become undefined. Read the conversion result following conversion completion before writing to<br />

the ADM0, ADS, and ADPC registers. Using timing other than the above may cause an incorrect<br />

conversion result to be read.<br />

(7) Analog input channel specification register (ADS)<br />

This register specifies the input channel of the analog voltage to be A/D converted.<br />

The ADS register can be set by a 1-bit or 8-bit memory manipulation instruction.<br />

Reset signal generation clears this register to 00H.<br />

Figure 11-11. Format of Analog Input Channel Specification Register (ADS) (1/2)<br />

Address: FFF31H After reset: 00H R/W<br />

Symbol 7 6 5 4 3 2 1 0<br />

ADS 0 0 0 0 ADS3 ADS2 ADS1 ADS0<br />

Select mode (ADMD = 0)<br />

ADS3 ADS2 ADS1 ADS0 Analog input channel Input source<br />

0 0 0 0 ANI0 P20/ANI0/AVREFP pin<br />

0 0 0 1 ANI1 P21/ANI1/AVREFM pin<br />

0 0 1 0 ANI2 P22/ANI2 pin<br />

0 0 1 1 ANI3 P23/ANI3 pin<br />

0 1 0 0 ANI4 P24/ANI4 pin<br />

0 1 0 1 ANI5 P25/ANI5 pin<br />

0 1 1 0 ANI6 P26/ANI6 pin<br />

0 1 1 1 ANI7 P27/ANI7 pin<br />

1 0 0 0 ANI8 P150/ANI8 pin<br />

Other than the above Setting prohibited<br />

R01UH0317EJ0004 Rev. 0.04 522<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!