04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 6 TIMER ARRAY UNIT<br />

Figure 6-10. Format of Timer Clock Select Register m (TPSm)<br />

Address: F01B6H, F01B7H (TPS0), F01F6H, F01F7H (TPS1) After reset: 0000H R/W<br />

F0236H, F0237H (TPS2)<br />

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

TPSm PRS<br />

m33<br />

PRS<br />

mk3<br />

PRS<br />

mk2<br />

PRS<br />

m32<br />

PRS<br />

mk1<br />

PRS<br />

m31<br />

PRS<br />

mk0<br />

PRS<br />

m30<br />

PRS<br />

m23<br />

PRS<br />

m22<br />

PRS<br />

m21<br />

fCLK =<br />

2 MHz<br />

PRS<br />

m20<br />

R01UH0317EJ0004 Rev. 0.04 331<br />

Feb. 22, 2013<br />

PRS<br />

m13<br />

PRS<br />

m12<br />

PRS<br />

m11<br />

PRS<br />

m10<br />

Selection of operation clock (CKmk) Note<br />

fCLK =<br />

8 MHz<br />

fCLK =<br />

16 MHz<br />

PRS<br />

m03<br />

fCLK =<br />

24 MHz<br />

PRS<br />

m02<br />

PRS<br />

m01<br />

fCLK =<br />

32 MHz<br />

0 0 0 0 fCLK 2 MHz 8 MHz 16 MHz 24 MHz 32 MHz<br />

0 0 0 1 fCLK/2 1 MHz 4 MHz 8 MHz 12 MHz 16 MHz<br />

0 0 1 0 fCLK/2 2 500 kHz 2 MHz 4 MHz 6 MHz 8 MHz<br />

0 0 1 1 fCLK/2 3 250 kHz 1 MHz 2 MHz 3 MHz 4 MHz<br />

0 1 0 0 fCLK/2 4 125 kHz 0.5 MHz 1 MHz 1.5 MHz 2 MHz<br />

0 1 0 1 fCLK/2 5 62.5 kHz 250 kHz 0.5 MHz 750 kHz 1 MHz<br />

0 1 1 0 fCLK/2 6 31.25 kHz 125 kHz 250 kHz 375 kHz 500 kHz<br />

0 1 1 1 fCLK/2 7 15.63 kHz 62.5 kHz 125 kHz 187.5 kHz 250 kHz<br />

1 0 0 0 fCLK/2 8 7.81 kHz 31.25 kHz 62.5 kHz 93.75 kHz 125 kHz<br />

1 0 0 1 fCLK/2 9 3.91 kHz 15.63 kHz 31.25 kHz 46.87 kHz 62.5 kHz<br />

1 0 1 0 fCLK/2 10 1.95 kHz 7.81 kHz 15.63 kHz 23.43 kHz 31.25 kHz<br />

1 0 1 1 fCLK/2 11 976 Hz 3.91 kHz 7.81 kHz 11.71 kHz 15.63 kHz<br />

1 1 0 0 fCLK/2 12 488 Hz 1.95 kHz 3.91 kHz 5.85 kHz 7.81 kHz<br />

1 1 0 1 fCLK/2 13 244 Hz 976 Hz 1.95 kHz 2.92 kHz 3.91 kHz<br />

1 1 1 0 fCLK/2 14 122 Hz 488 Hz 976 Hz 1.46 kHz 1.95 kHz<br />

1 1 1 1 fCLK/2 15 61 Hz 244 Hz 488 Hz 732.42 Hz 976 Hz<br />

Note When changing the clock selected for fCLK (by changing the system clock control register (CKC) value),<br />

stop the timer array unit (TTm = 00FFH).<br />

The timer array unit must also be stopped if the operating clock specified by using the CKSmn bit<br />

(fMCK), or the valid edge of the signal input from the TImn pin is selected as the count clock (fTCLK).<br />

Remark m: Unit number (m = 0 to 2)<br />

n: Channel number (n = 0 to 7)<br />

k = 0 to 3<br />

PRS<br />

m00

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!