04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

Figure 13-46. Example of Consistency Error Occurrence Timing During BF Transmission When UFnBRF = 1<br />

(If Reception Operation Is Stopped When Input Data “1” Is Detected After Stop Bit (Previous Bit Is “1”))<br />

LTxDn output<br />

LRxDn input<br />

Data sampling<br />

UFnBRF flag “1“<br />

Mismatch Reception operation<br />

detection is stopped.<br />

UFnTSF flag<br />

Error judgment<br />

(internal signal)<br />

UFnDCE flag<br />

INTLSn<br />

BF length<br />

BF<br />

length<br />

Next transmission is<br />

not performed.<br />

Figure 13-47. Example of Consistency Error Occurrence Timing During BF Transmission When UFnBRF = 1 (If<br />

During Reception Operation When Input Data “1” Is Detected After Stop Bit (Previous Bit Is “0”))<br />

LTxDn output<br />

LRxDn input<br />

Data sampling<br />

UFnBRF flag<br />

UFnTSF flag<br />

Error judgment<br />

(internal signal)<br />

UFnDCE flag<br />

INTLSn flag<br />

Remark n = 0, 1<br />

“1“<br />

BF length<br />

BF<br />

length<br />

R01UH0317EJ0004 Rev. 0.04 744<br />

Feb. 22, 2013<br />

Stop<br />

bit<br />

Stop<br />

bit<br />

Mismatch detection<br />

Stop<br />

bit<br />

Stop<br />

bit<br />

During reception<br />

operation<br />

Next transmission is<br />

not performed.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!