04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

A BF transmission operation is started when a BF transmission trigger (UFnBTT) is set. A low level of bits 13 to 20<br />

specified by the BF length selection bits (UFnBLS2 to UFnBLS0) is output to the LTxDn pin. A transmission interrupt<br />

request signal (INTLTn) is generated when the BF transmission is started. After the BF transmission ends, the BF<br />

transmission state is automatically released and operation is returned to normal UART transmission mode.<br />

The transmission operation stays in a wait state until the data to be transmitted is written to the UFnTX register, or a BF<br />

transmission trigger (UFnBTT) is set. Start the next transmission operation after having confirmed that the BF has been<br />

received normally according to the reception complete interrupt (INTLRn) during the BF transmission or the status interrupt<br />

(INTLSn).<br />

fCLK<br />

LTxDn pin<br />

Prescaler clock<br />

Transmission baud rate clock<br />

INTLTn (UFnITS = 0)<br />

UFnTSF flag<br />

Figure 13-33. BF Transmission Timing Example<br />

First bit Second bit STOP1<br />

Transmission processing<br />

start<br />

Transmission processing<br />

end<br />

Transmission baud rate period Transmission baud rate period Transmission baud rate period<br />

Set by writing UFnTX register<br />

Cleared when next transmit data<br />

does not exist<br />

Caution When the stop bit length is set to 2 bits (UFnSL = 1), the transmission status flag (UFnTSF) is cleared<br />

when the second stop bit has been completed.<br />

Remark n = 0, 1<br />

R01UH0317EJ0004 Rev. 0.04 731<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!