04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

R01UH0317EJ0004 Rev. 0.04 1324<br />

Feb. 22, 2013<br />

Necessary WAIT I/O register(SFR) name R/W Bit R/W<br />

Address<br />

READ(MIN.) READ(MAX.) WRITE(MIN.) WRITE(MAX.)<br />

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 1 8 16 7 6 5 4 3 2 1 0<br />

- - - - FFFDB<br />

- - - - FFFDC<br />

- - - - FFFDD<br />

- - - - FFFDE<br />

- - - - FFFDF<br />

- - - - FFFE0<br />

- - - - FFFE1<br />

- - - - FFFE2<br />

- - - - FFFE3<br />

- - - - FFFE4<br />

- - - - FFFE5<br />

PR03H (Priority specification flag register 03H) E E - R R R E E E E E<br />

DMAPR03 DMAPR02 TMPR026 TMPR024 TMPR023 - - - E E E E E<br />

PR12 (Priority specification flag register 12) - - E - - - - - - - -<br />

PR12L (Priority specification flag register 12L) E E - E E E E E E E E<br />

C0RECPR1 C0WUPPR1 C0ERRPR1 C1WUPPR1 C1ERRPR1 TMPR107 TMPR106 TMPR105 E E E E E E E E<br />

PR12H (Priority specification flag register 12H) E E - E E E E E E E E<br />

FLPR1 C1RECPR1 MDPR1 TMPR113 TMPR112 TMPR111 TMPR110 C0TRXPR1 E E E E E E E E<br />

PR13 (Priority specification flag register 13) - - E - - - - - - - -<br />

PR13L (Priority specification flag register 13L) E E - E E E E E E E E<br />

TMPR122 TMPR121 TMPR120 TMPR117 TMPR116 TMPR115 TMPR114 C1TRXPR1 E E E E E E E E<br />

PR13H (Priority specification flag register 13H) E E - R R R E E E E E<br />

DMAPR13 DMAPR12 TMPR126 TMPR124 TMPR123 - - - E E E E E<br />

IF0 (Interrupt request flag register 0) - - E - - - - - - - -<br />

IF0L (Interrupt request flag register 0L) E E - E E E E E E E E<br />

PIF5 PIF4 PIF3 PIF2 PIF1 PIF0 LVIIF WDTIIF E E E E E E E E<br />

IF0H (Interrupt request flag register 0H) E E - E E E E E E E E<br />

LTIF0 ITIF RTCIF DMAIF1 DMAIF0 CSIIF01 CSIIF00 CLMIF E E E E E E E E<br />

IF1 (Interrupt request flag register 1) - - E - - - - - - - -<br />

IF1L (Interrupt request flag register 1L) E E - E E E E E E E E<br />

TMIF03 TMIF02 TMIF01 TMIF00 SGIF PIFLR0 LSIF0 LRIF0 E E E E E E E E<br />

IF1H (Interrupt request flag register 1H) E E - E E E E E E E E<br />

TMIF04 IICIF11 CSIIF10 PIFLR1 LSIF1 LRIF1 LTIF1 ADIF E E E E E E E E<br />

MK0 (Interrupt mask flag register 0) - - E - - - - - - - -<br />

MK0L (Interrupt mask flag register 0L) E E - E E E E E E E E<br />

PMK5 PMK4 PMK3 PMK2 PMK1 PMK0 LVIMK WDTIMK E E E E E E E E<br />

MK0H (Interrupt mask flag register 0H) E E - E E E E E E E E<br />

LTMK0 ITMK RTCMK DMAMK1 DMAMK0 CSIMK01 CSIMK00 CLMMK E E E E E E E E<br />

1324<br />

<strong>RL78</strong>/<strong>D1A</strong> APPENDIX A NUMBER OF WAIT CYCLES TO ACCESS I/O REGISTERS<br />

Specifications in this document are tentative and subject to change.<br />

Under development Preliminary document

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!