04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 21 STANDBY FUNCTION<br />

Table 21-3. Operating Statuses in SNOOZE Mode (1/2)<br />

SNOOZE Mode Setting<br />

When Inputting A/D Converter Timer Trigger Signal While in SNOOZE Mode<br />

Item When CPU Is Operating on High-speed on-chip oscillator Clock (fIH)<br />

System clock Clock supply to the CPU is stopped<br />

Main system clock fIH Operation started<br />

fX Stopped<br />

PLL<br />

CPU<br />

fEX<br />

Subsystem clock fXT Use of the status while in the STOP mode continues<br />

fIL Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of<br />

operation speed mode control register (OSMC)<br />

WUTMMCK0 = 1: Oscillates<br />

WUTMMCK0 = 0 and WDTON = 0: Stops<br />

WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates<br />

WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops<br />

Code flash memory<br />

Data flash memory<br />

RAM<br />

Operation stopped<br />

CREG Low power mode<br />

Port (latch) Use of the status while in the STOP mode continues<br />

Timer array unit Operation disabled<br />

Real-time clock (RTC)<br />

Interval timer<br />

Operable<br />

Watchdog timer See CHAPTER 10 WATCHDOG TIMER<br />

CLM Operation stopped<br />

A/D converter Operable<br />

SAU (CSI, IIC)<br />

Serial interface LIN-UART<br />

(UARTF)<br />

CAN controller<br />

LCD controller/driver<br />

Sound generator<br />

Stepper motor controller/driver<br />

(with ZPD)<br />

Multiplier and divider/multiplyaccumulator<br />

DMA controller<br />

Power-on-reset function<br />

Voltage detection function<br />

External interrupt<br />

Internal interrupt<br />

Operation disabled<br />

Operable<br />

R01UH0317EJ0004 Rev. 0.04 1090<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!