04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

R01UH0317EJ0004 Rev. 0.04 1281<br />

Feb. 22, 2013<br />

Necessary WAIT I/O register(SFR) name R/W Bit R/W<br />

Address<br />

READ(MIN.) READ(MAX.) WRITE(MIN.) WRITE(MAX.)<br />

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 1 8 16 7 6 5 4 3 2 1 0<br />

- - - - F0043<br />

- - - - F0045<br />

- - - - F0046<br />

- - - - F0047<br />

- - - - F004D<br />

- - - - F0050<br />

- - - - F0051<br />

- - - - F0053<br />

- - - - F0055<br />

- - - - F0057<br />

- - - - F0058<br />

- - - - F0059<br />

- - - - F005D<br />

- - - - F0060<br />

- - - - F0061<br />

PIM3 (Port intput mode register 3) E E - R R R R R R E R<br />

PIM3_1 - - - - - - E -<br />

PIM5 (Port intput mode register 5) E E - E E E R R E E E<br />

PIM5_7 PIM5_6 PIM5_5 PIM5_2 PIM5_1 PIM5_0 E E E - - E E E<br />

PIM6 (Port intput mode register 6) E E - R R R R E R E R<br />

PIM6_3 PIM6_1 - - - - E - E -<br />

PIM7 (Port intput mode register 7) E E - R R R R R R R E<br />

PIM7_0 - - - - - - - E<br />

PIM13 (Port intput mode register 13) E E - R R E R R R R R<br />

PIM13_5 - - E - - - - -<br />

LCDPF0 (LCD port function register 0) E E - E E E E E E E E<br />

LCDPF0_7 LCDPF0_6 LCDPF0_5 LCDPF0_4 LCDPF0_3 LCDPF0_2 LCDPF0_1 LCDPF0_0 E E E E E E E E<br />

LCDPF1 (LCD port function register 1) E E - E E E E E E E E<br />

LCDPF1_7 LCDPF1_6 LCDPF1_5 LCDPF1_4 LCDPF1_3 LCDPF1_2 LCDPF1_1 LCDPF1_0 E E E E E E E E<br />

LCDPF3 (LCD port function register 3) E E - E E E E E E E E<br />

LCDPF3_7 LCDPF3_6 LCDPF3_5 LCDPF3_4 LCDPF3_3 LCDPF3_2 LCDPF3_1 LCDPF3_0 E E E E E E E E<br />

LCDPF5 (LCD port function register 5) E E - E E E E E E E E<br />

LCDPF5_7 LCDPF5_6 LCDPF5_5 LCDPF5_4 LCDPF5_3 LCDPF5_2 LCDPF5_1 LCDPF5_0 E E E E E E E E<br />

LCDPF7 (LCD port function register 7) E E - R R E E E E R R<br />

LCDPF7_5 LCDPF7_4 LCDPF7_3 LCDPF7_2 - - E E E E - -<br />

LCDPF8 (LCD port function register 8) E E - E E E E E E E E<br />

LCDPF8_7 LCDPF8_6 LCDPF8_5 LCDPF8_4 LCDPF8_3 LCDPF8_2 LCDPF8_1 LCDPF8_0 E E E E E E E E<br />

LCDPF9 (LCD port function register 9) E E - E E E E E E E E<br />

LCDPF9_7 LCDPF9_6 LCDPF9_5 LCDPF9_4 LCDPF9_3 LCDPF9_2 LCDPF9_1 LCDPF9_0 E E E E E E E E<br />

LCDPF13 (LCD port function register 13) E E - R E R R R R R R<br />

LCDPF13_6 - E - - - - - -<br />

TNFEN0 (Noise filter enable register for each channel of TAU unit0) E E - E E E E E E E E<br />

TNFEN0_7 TNFEN0_6 TNFEN0_5 TNFEN0_4 TNFEN0_3 TNFEN0_2 TNFEN0_1 TNFEN0_0 E E E E E E E E<br />

TNFSMP0 (Sampling clock select of noise filter for unit0 (2set)) E E - E E E E E E E E<br />

TNFSMP013 TNFSMP012 TNFSMP011 TNFSMP010 TNFSMP003 TNFSMP002 TNFSMP001 TNFSMP000 E E E E E E E E<br />

1281<br />

<strong>RL78</strong>/<strong>D1A</strong> APPENDIX A NUMBER OF WAIT CYCLES TO ACCESS I/O REGISTERS<br />

Specifications in this document are tentative and subject to change.<br />

Under development Preliminary document

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!