04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 3 CPU ARCHITECTURE<br />

3.4.8 Based indexed addressing<br />

[Function]<br />

Based indexed addressing uses the contents of a register pair specified with the instruction word as the base<br />

address, and the content of the B register or C register similarly specified with the instruction word as offset address.<br />

The sum of these values is used to specify the target address.<br />

[Operand format]<br />

Identifier Description<br />

[HL+B], [HL+C] (only the space from F0000H to FFFFFH is specifiable)<br />

ES:[HL+B], ES:[HL+C] (higher 4-bit addresses are specified by the ES register)<br />

OP code<br />

OP code<br />

Figure 3-41. Example of [HL+B], [HL+C]<br />

rp (HL)<br />

r (B/C)<br />

Target memory<br />

Memory<br />

Figure 3-42 Example of ES:[HL+B], ES:[HL+C]<br />

ES<br />

rp (HL)<br />

r (B/C)<br />

Target memory<br />

Memory<br />

FFFFFH<br />

F0000H<br />

FFFFFH<br />

00000H<br />

R01UH0317EJ0004 Rev. 0.04 142<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!