04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 11 A/D CONVERTER<br />

Table 11-3. A/D Conversion Time Selection (4/4)<br />

(4) When there is stabilization wait time<br />

Low-voltage mode 1, 2 (hardware trigger wait mode)<br />

A/D Converter Mode Mode Conversion Number of Number of Stabilization Stabilization Wait + Conversion Time Selection<br />

Register 0 (ADM0) Clock (fAD) Stabilization Conversion Wait<br />

2.7 V VDD 5.5 V<br />

FR2 FR1 FR0 LV1 LV0<br />

Wait Cock Clock +Conversion fCLK = fCLK = fCLK = fCLK = fCLK =<br />

Time<br />

1 MHz 4 MHz 8 MHz 16 MHz 32 MHz<br />

0 0 0 1 0 Low- fCLK/64 2 fAD 19 fAD 1344/fCLK Setting Setting Setting Setting 42 s<br />

voltage<br />

(number of<br />

prohibited prohibited prohibited prohibited<br />

0 0 1 1 fCLK/32 sampling 672/fCLK<br />

42 s 21 s<br />

0 1 0 fCLK/16 clock: 336/fCLK<br />

42 s 21 s<br />

0 1 1 fCLK/8<br />

7 fAD)<br />

168/fCLK 42 s 21 s<br />

1 0 0 fCLK/6 126/fCLK 31.5 s<br />

1 0 1 fCLK/5 105/fCLK 26.25 s<br />

1 1 0 fCLK/4 84/fCLK<br />

1 1 1<br />

fCLK/2<br />

42/fCLK 42 s Setting Setting Setting Setting<br />

prohibited prohibited prohibited prohibited<br />

0 0 0 1 1 Low- fCLK/64 2 fAD 17 fAD 1216/fCLK Setting Setting Setting Setting 38 s<br />

voltage<br />

(number of<br />

prohibited prohibited prohibited prohibited<br />

0 0 1 2 fCLK/32 sampling 608/fCLK<br />

38 s 19 s<br />

0 1 0 fCLK/16 clock: 304/fCLK<br />

38 s 19 s<br />

0 1 1 fCLK/8<br />

5 fAD)<br />

152/fCLK 38 s 19 s<br />

R01UH0317EJ0004 Rev. 0.04 517<br />

Feb. 22, 2013<br />

21 s<br />

1 0 0 fCLK/6 114/fCLK 28.5 s<br />

1 0 1 fCLK/5 96/fCLK 23.75 s<br />

1 1 0 fCLK/4 76/fCLK<br />

1 1 1<br />

fCLK/2<br />

19 s<br />

38/fCLK 38 s Setting Setting Setting Setting<br />

prohibited prohibited prohibited prohibited<br />

Cautions 1. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, while in the<br />

conversion stopped/conversion standby status (ADCS = 0).<br />

2. The above conversion time does not include conversion start time. Conversion start time add in the<br />

first conversion. Select conversion time, taking clock frequency errors into consideration.<br />

3. When hardware trigger wait mode, specify the conversion time, including the stabilization wait time<br />

from the hardware trigger detection.<br />

Remark fCLK: CPU/peripheral hardware clock frequency

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!