04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

UFnBRF flag<br />

INTLSn signal<br />

UFnBSF flag<br />

UFnBRF flag<br />

INTLSn signal<br />

UFnBSF flag<br />

Figure 13-35. BF Reception Timing Example<br />

• Normal BF reception: A high level is detected after the BF length has exceeded 11 bits.<br />

Set the UFnBRT bit.<br />

1 2 3 4 5 6 7 8 9 10 11<br />

<br />

Set the UFnBRT bit.<br />

R01UH0317EJ0004 Rev. 0.04 734<br />

Feb. 22, 2013<br />

11 bits<br />

• BF reception error: A high level is detected when the BF length is less than 11 bits.<br />

“0”<br />

“0”<br />

1 2 3 4 5 6 7 8 9 10 11<br />

<br />

Caution The UFnBRF bit is reset by setting the UFnBRT bit to “1” and cleared upon normal BF reception.<br />

Remark n = 0, 1<br />

11 bits

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!