04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

(3) Transmission interrupt request signal (INTLTn)<br />

When a transmission interrupt request is set to output upon starting a transmission (UFnITS = 0), a transmission<br />

interrupt request signal is generated when transmission from the UFnTX register to the transmit shift register has<br />

been completed.<br />

When a transmission interrupt request is set to output upon completion of a transmission (UFnITS = 1), a<br />

transmission interrupt request signal is generated when transmitting a stop bit has been completed.<br />

Remark n = 0, 1<br />

R01UH0317EJ0004 Rev. 0.04 717<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!