04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 25 SAFETY FUNCTIONS<br />

(2) Flash memory CRC operation result register (PGCRCL)<br />

This register is used to store the high-speed CRC operation results.<br />

The PGCRCL register can be set by a 16-bit memory manipulation instruction.<br />

Reset signal generation clears this register to 0000H.<br />

Figure 25-2. Format of Flash Memory CRC Operation Result Register (PGCRCL)<br />

Address: F02F2H After reset: 0000H R/W<br />

Symbol 15 14 13 12 11 10 9 8<br />

PGCRCL PGCRC15 PGCRC14 PGCRC13 PGCRC12 PGCRC11 PGCRC10 PGCRC9 PGCRC8<br />

Address: F02F1H After reset: 0000H R/W<br />

Symbol 7 6 5 4 3 2 1 0<br />

PGCRCL PGCRC7 PGCRC6 PGCRC5 PGCRC4 PGCRC3 PGCRC2 PGCRC1 PGCRC0<br />

PGCRC15 to 0 CRC operation results<br />

0000H to FFFFH Store the CRC operation results.<br />

Caution The PGCRCL register can only be written if CRC0EN (bit 7 of the CRC0CTL register) = 1.<br />

Figure 25-3 shows the flowchart of flash memory CRC operation function (high-speed CRC).<br />

R01UH0317EJ0004 Rev. 0.04 1136<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!