04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

R01UH0317EJ0004 Rev. 0.04 1292<br />

Feb. 22, 2013<br />

Necessary WAIT I/O register(SFR) name R/W Bit R/W<br />

Address<br />

READ(MIN.) READ(MAX.) WRITE(MIN.) WRITE(MAX.)<br />

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 1 8 16 7 6 5 4 3 2 1 0<br />

- - - - F0218 TMR24 (Timer mode register 24) - - E - - - - - - - -<br />

- - - - F021A TMR25 (Timer mode register 25) - - E - - - - - - - -<br />

- - - - F021C TMR26 (Timer mode register 26) - - E - - - - - - - -<br />

- - - - F021E TMR27 (Timer mode register 27) - - E - - - - - - - -<br />

- - - - F0220<br />

- - - - F0222<br />

- - - - F0224<br />

- - - - F0226<br />

- - - - F0228<br />

- - - - F022A<br />

- - - - F022C<br />

- - - - F022E<br />

- - - - F0230<br />

- - - - F0232<br />

- - - - F0234<br />

TSR20 (Timer status register 20) - - R - - - - - - - -<br />

TSR20L - R - - - - - - - - -<br />

TSR21 (Timer status register 21) - - R - - - - - - - -<br />

TSR21L - R - - - - - - - - -<br />

TSR22 (Timer status register 22) - - R - - - - - - - -<br />

TSR22L - R - - - - - - - - -<br />

TSR23 (Timer status register 23) - - R - - - - - - - -<br />

TSR23L - R - - - - - - - - -<br />

TSR24 (Timer status register 24) - - R - - - - - - - -<br />

TSR24L - R - - - - - - - - -<br />

TSR25 (Timer status register 25) - - R - - - - - - - -<br />

TSR25L - R - - - - - - - - -<br />

TSR26 (Timer status register 26) - - R - - - - - - - -<br />

TSR26L - R - - - - - - - - -<br />

TSR27 (Timer status register 27) - - R - - - - - - - -<br />

TSR27L - R - - - - - - - - -<br />

TE2 (Timer channel enable status register 2) - - R - - - - - - - -<br />

TE2L R R - R R R R R R R R<br />

TE2_7 TE2_6 TE2_5 TE2_4 TE2_3 TE2_2 TE2_1 TE2_0 R R R R R R R R<br />

TS2 (Timer channel start trigger register 2) - - E - - - - - - - -<br />

TS2L E E - E E E E E E E E<br />

TS2_7 TS2_6 TS2_5 TS2_4 TS2_3 TS2_2 TS2_1 TS2_0 E E E E E E E E<br />

TT2 (Timer channel stop trigger register 2) - - E - - - - - - - -<br />

TT2L E E - E E E E E E E E<br />

TT2_7 TT2_6 TT2_5 TT2_4 TT2_3 TT2_2 TT2_1 TT2_0 E E E E E E E E<br />

- - - - F0236 TPS2 (Timer clock select register 2) - - E - - - - - - - -<br />

1292<br />

<strong>RL78</strong>/<strong>D1A</strong> APPENDIX A NUMBER OF WAIT CYCLES TO ACCESS I/O REGISTERS<br />

Specifications in this document are tentative and subject to change.<br />

Under development Preliminary document

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!