04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

(14) LIN-UARTn 8-bit receive data register (UFnRXB)<br />

The UFnRXB register is an 8-bit register that is used to store receive data.<br />

Receive data of a character length specified by the UFnCL bit after reception completion will be stored into the<br />

UFnRX register when not in automatic baud rate mode (UFnMD1, UFnMD0 = 00B/10B) and when UFnEBE is “0”.<br />

This register is read-only, in 8-bit units.<br />

Reset input sets this register to 00H.<br />

Figure 13-14. Format of LIN-UARTn 8-bit Receive Data Register (UFnRXB)<br />

Address: FFF4AH (UF0RXB), FFF4EH (UF1RXB) After reset: 00H R<br />

7 6 5 4 3 2 1 0<br />

UFnRXB UFnRX7 UFnRX6 UFnRX5 UFnRX4 UFnRX3 UFnRX2 UFnRX1 UFnRX0<br />

(n = 0, 1)<br />

When the data length is specified as 7 bits (UFnCL bit = 0):<br />

During LSB-first reception, receive data is transferred to bits 6 to 0 of the UFnRX register and the MSB always<br />

becomes “0”.<br />

During MSB-first reception, receive data is transferred to bits 7 to 1 of the UFnRX register and the LSB always<br />

becomes “0”.<br />

When an overrun error (UFnOVE = 1) has occurred, the receive data at that time will not be transferred to the<br />

UFnRX register.<br />

R01UH0317EJ0004 Rev. 0.04 708<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!