04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

R01UH0317EJ0004 Rev. 0.04 1284<br />

Feb. 22, 2013<br />

Necessary WAIT I/O register(SFR) name R/W Bit R/W<br />

Address<br />

READ(MIN.) READ(MAX.) WRITE(MIN.) WRITE(MAX.)<br />

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 1 8 16 7 6 5 4 3 2 1 0<br />

- - - - F00F8 MDIV (FMP clock division selction register) - E - - - - - - - - -<br />

- - - - F00F9<br />

RTCCL (RTC clock selection register) E E - E E R R R R E E<br />

RTCCL_7 RTCCL_6 RTCCKS1 RTCCKS0 E E - - - - E E<br />

- - - - F00FA RESFCLM (CLM reset control flag register) - R - - - - - - - - -<br />

- - - - F00FB<br />

- - - - F00FC<br />

POCRES (POC reset confirm register) E E - R R R R R R R E<br />

POCRES_0 - - - - - - - E<br />

GUARD (Specific register manipulation protection register) E E - R R R R R R E E<br />

GDRTC GDPLL - - - - - - E E<br />

- - - - F00FE BCDADJ (BCD correction result register) - R - - - - - - - - -<br />

1 1 1 1 F0100<br />

1 1 1 1 F0102<br />

1 1 1 1 F0104<br />

1 1 1 1 F0106<br />

SSR00 (Serial status register 00) - - R - - - - - - - -<br />

SSR00L - R - - - - - - - - -<br />

SSR01 (Serial status register 01) - - R - - - - - - - -<br />

SSR01L - R - - - - - - - - -<br />

SIR00 (Serial flag clear trigger register 00) - - E - - - - - - - -<br />

SIR00L - E - - - - - - - - -<br />

SIR01 (Serial flag clear trigger register 01) - - E - - - - - - - -<br />

SIR01L - E - - - - - - - - -<br />

1 1 1 1 F0108 SMR00 (Serial mode register 00) - - E - - - - - - - -<br />

1 1 1 1 F010A SMR01 (Serial mode register 01) - - E - - - - - - - -<br />

1 1 1 1 F010C SCR00 (Serial communication operation setting register 00) - - E - - - - - - - -<br />

1 1 1 1 F010E SCR01 (Serial communication operation setting register 01) - - E - - - - - - - -<br />

1 1 1 1 F0110<br />

1 1 1 1 F0112<br />

1 1 1 1 F0114<br />

SE0 (Serial channel enable status register 0) - - R - - - - - - - -<br />

SE0L R R - R R R R R R R R<br />

SE0_1 SE0_0 - - - - - - R R<br />

SS0 (Serial channel start trigger register 0) - - E - - - - - - - -<br />

SS0L E E - R R R R R R E E<br />

SS0_1 SS0_0 - - - - - - E E<br />

ST0 (Serial channel stop trigger register 0) - - E - - - - - - - -<br />

ST0L E E - R R R R R R E E<br />

ST0_1 ST0_0 - - - - - - E E<br />

1284<br />

<strong>RL78</strong>/<strong>D1A</strong> APPENDIX A NUMBER OF WAIT CYCLES TO ACCESS I/O REGISTERS<br />

Specifications in this document are tentative and subject to change.<br />

Under development Preliminary document

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!