04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 14 CAN CONTROLLER<br />

Figure 14-70. Transmission via Interrupt (Using C0LOPT register)<br />

Data frame<br />

Set C0MDATAxm register<br />

Set C0MDLCm register<br />

Clear RTR bit of C0MCONFm<br />

register<br />

Set C0MIDLm and C0MIDHm<br />

registers<br />

START<br />

Transmit completion<br />

interrupt processing<br />

Read C0LOPT register<br />

Clear RDY bit<br />

RDY = 0?<br />

Data frame or remote frame?<br />

Set RDY bit<br />

END<br />

Yes<br />

Set TRQ bit<br />

Cautions 1. The TRQ bit should be set after the RDY bit is set.<br />

2. The RDY bit and TRQ bit should not be set at the same time.<br />

R01UH0317EJ0004 Rev. 0.04 926<br />

Feb. 22, 2013<br />

No<br />

Remote frame<br />

Set C0MDLCm register<br />

Set RTR bit of C0MCONFm<br />

register<br />

Set C0MIDLm and C0MIDHm<br />

registers<br />

Remark Also check the MBON flag at the beginning and at the end of the interrupt routine, in order to check<br />

the access to the message buffers as well as TX history list registers, in case a pending sleep mode<br />

had been executed. If MBON is detected to be cleared at any check, the actions and results of the<br />

processing have to be discarded and processed again, after MBON is set again.<br />

It is recommended to cancel any sleep mode requests, before processing TX interrupts.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!