04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 14 CAN CONTROLLER<br />

14.2 CAN Protocol<br />

CAN (Controller Area Network) is a high-speed multiplex communication protocol for real-time communication in<br />

automotive applications (class C). CAN is prescribed by ISO 11898. For details, refer to the ISO 11898 specifications.<br />

The CAN specification is generally divided into two layers: a physical layer and a data link layer. In turn, the data link<br />

layer includes logical link and medium access control. The composition of these layers is illustrated below.<br />

Higher<br />

Lower<br />

14.2.1 Frame format<br />

Data link<br />

layer Note<br />

· Logical link control (LLC)<br />

Figure 14-2. Composition of Layers<br />

· Medium access control (MAC)<br />

· Acceptance filtering<br />

· Overload report<br />

· Recovery management<br />

· Data capsuled/not capsuled<br />

· Frame coding (stuffing/not stuffing)<br />

· Medium access management<br />

· Error detection<br />

· Error report<br />

· Acknowledgement<br />

· Seriated/not seriated<br />

Physical layer Prescription of signal level and bit description<br />

Note CAN controller specification<br />

(1) Standard format frame<br />

- The standard format frame uses 11-bit identifiers, which means that it can handle up to 2048 messages.<br />

(2) Extended format frame<br />

- The extended format frame uses 29-bit (11 bits + 18 bits) identifiers which increase the number of messages<br />

that can be handled to 2048 x 218 messages.<br />

- Extended format frame is set when “recessive level” (CMOS level equals “1”) is set for both the SRR and IDE<br />

bits in the arbitration field.<br />

R01UH0317EJ0004 Rev. 0.04 786<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!