04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

R01UH0317EJ0004 Rev. 0.04 1326<br />

Feb. 22, 2013<br />

Necessary WAIT I/O register(SFR) name R/W Bit R/W<br />

Address<br />

READ(MIN.) READ(MAX.) WRITE(MIN.) WRITE(MAX.)<br />

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 1 8 16 7 6 5 4 3 2 1 0<br />

- - - - FFFF4<br />

- - - - FFFF6<br />

- - - - FFFFE<br />

MDBH (Multiplication input data register B(H)) - - E - - - - - - - -<br />

MULOH (Higher multiplication result storage register) - - E - - - - - - - -<br />

MDBL (Multiplication input data register B(L)) - - E - - - - - - - -<br />

MULOL (Lower multiplication result storage register) - - E - - - - - - - -<br />

PMC (Processor mode control register) E E - R R R R R R R E<br />

MAA - - - - - - - E<br />

1326<br />

<strong>RL78</strong>/<strong>D1A</strong> APPENDIX A NUMBER OF WAIT CYCLES TO ACCESS I/O REGISTERS<br />

Specifications in this document are tentative and subject to change.<br />

Under development Preliminary document

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!