04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 6 TIMER ARRAY UNIT<br />

6.4.5 Timer interrupt and TOmn pin output at count operation start<br />

In the interval timer mode or capture mode, the MDmn0 bit in the TMRmn register sets whether or not to generate a<br />

timer interrupt at count start.<br />

When MDmn0 is set to 1, the count operation start timing can be known by the timer interrupt (INTTMmn) generation.<br />

In the other modes, neither timer interrupt at count operation start nor TOmn output is controlled.<br />

Figures 6-46 and 6-47 show operation examples when the interval timer mode (TOEmn = 1, TOMmn = 0) is set.<br />

TCRmn<br />

TEmn<br />

INTTMmn<br />

TOmn<br />

Figure 6-48. When MDmn0 Is Set to 1<br />

Count operation start<br />

When MDmn0 is set to 1, a timer interrupt (INTTMmn) is output at count operation start, and TOmn performs a toggle<br />

operation.<br />

TCRmn<br />

TEmn<br />

INTTMmn<br />

TOmn<br />

Figure 6-49. When MDmn0 Is Set to 0<br />

Count operation start<br />

When MDmn0 is set to 0, a timer interrupt (INTTMmn) is not output at count operation start, and TOmn does not<br />

change either. After counting one cycle, INTTMmn is output and TOmn performs a toggle operation.<br />

Remark m: Unit number (m = 0 to 2)<br />

n: Channel number (n = 0 to 7)<br />

R01UH0317EJ0004 Rev. 0.04 399<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!