04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

R01UH0317EJ0004 Rev. 0.04 1280<br />

Feb. 22, 2013<br />

Necessary WAIT I/O register(SFR) name R/W Bit R/W<br />

Address<br />

READ(MIN.) READ(MAX.) WRITE(MIN.) WRITE(MAX.)<br />

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 1 8 16 7 6 5 4 3 2 1 0<br />

- - - - F0010<br />

ADM2 (A/D converter mode register 2) E E - E E E R E E R E<br />

ADREFP1 ADREFP0 ADREFM ADRCK AWC ADTYP E E E E E - E<br />

- - - - F0011 ADUL (Conversion result comparison upper limit setting register ) - E - - - - - - - - -<br />

- - - - F0012 ADLL (Conversion result comparison lower limit setting register) - E - - - - - - - - -<br />

- - - - F0013 ADTES (AD test register) - E - - - - - - - - -<br />

- - - - F0030<br />

- - - - F0031<br />

- - - - F0033<br />

- - - - F0034<br />

- - - - F0035<br />

- - - - F0036<br />

- - - - F0037<br />

- - - - F0038<br />

- - - - F0039<br />

- - - - F003D<br />

- - - - F003E<br />

- - - - F0040<br />

- - - - F0041<br />

PU0 (Pull-up resistor option register 0) E E - E E E E E E E E<br />

PU0_7 PU0_6 PU0_5 PU0_4 PU0_3 PU0_2 PU0_1 PU0_0 E E E E E E E E<br />

PU1 (Pull-up resistor option register 1) E E - E E E E E E E E<br />

PU1_7 PU1_6 PU1_5 PU1_4 PU1_3 PU1_2 PU1_1 PU1_0 E E E E E E E E<br />

PU3 (Pull-up resistor option register 3) E E - E E E E E E E E<br />

PU3_7 PU3_6 PU3_5 PU3_4 PU3_3 PU3_2 PU3_1 PU3_0 E E E E E E E E<br />

PU4 (Pull-up resistor option register 4) E E - R R R R R R R E<br />

PU4_0 - - - - - - - E<br />

PU5 (Pull-up resistor option register 5) E E - E E E E E E E E<br />

PU5_7 PU5_6 PU5_5 PU5_4 PU5_3 PU5_2 PU5_1 PU5_0 E E E E E E E E<br />

PU6 (Pull-up resistor option register 6) E E - R E E E E E E E<br />

PU6_6 PU6_5 PU6_4 PU6_3 PU6_2 PU6_1 PU6_0 - E E E E E E E<br />

PU7 (Pull-up resistor option register 7) E E - R R E E E E E E<br />

PU7_5 PU7_4 PU7_3 PU7_2 PU7_1 PU7_0 - - E E E E E E<br />

PU8 (Pull-up resistor option register 8) E E - E E E E E E E E<br />

PU8_7 PU8_6 PU8_5 PU8_4 PU8_3 PU8_2 PU8_1 PU8_0 E E E E E E E E<br />

PU9 (Pull-up resistor option register 9) E E - E E E E E E E E<br />

PU9_7 PU9_6 PU9_5 PU9_4 PU9_3 PU9_2 PU9_1 PU9_0 E E E E E E E E<br />

PU13 (Pull-up resistor option register 13) E E - R E E E E E E R<br />

PU13_6 PU13_5 PU13_4 PU13_3 PU13_2 PU13_1 - E E E E E E -<br />

PU14 (Pull-up resistor option register 14) E E - R R R R R R R E<br />

PU14_0 - - - - - - - E<br />

PIM0 (Port intput mode register 0 ) E E - R R R R R R E R<br />

PIM0_1 - - - - - - E -<br />

PIM1 (Port intput mode register 1) E E - E R R R R R E E<br />

PIM1_7 PIM1_1 PIM1_0 E - - - - - E<br />

1280<br />

<strong>RL78</strong>/<strong>D1A</strong> APPENDIX A NUMBER OF WAIT CYCLES TO ACCESS I/O REGISTERS<br />

Specifications in this document are tentative and subject to change.<br />

Under development Preliminary document

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!