04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 5 CLOCK GENERATOR<br />

5.7.5 CPU clock status transition diagram<br />

Figure 5-20 shows the CPU clock status transition diagram of this product.<br />

Figure 5-20. CPU Clock Status Transition us Transition Diagram<br />

fIH: Run<br />

fMX: Selectable<br />

fSUB: Selectable<br />

fIL: Selectable by<br />

option byte<br />

PLL: Run<br />

fIH: Run<br />

fMX: Selectable<br />

fSUB: Selectable<br />

fIL: Selectable by<br />

option byte<br />

PLL: Run<br />

fIH: Stop<br />

fMX: Stop<br />

fSUB: Selectable<br />

fIL: Selectable by<br />

option byte<br />

PLL: Stop<br />

fIH: Selectable<br />

fMX: Selectable<br />

fSUB: Run<br />

fIL: Selectable by<br />

option byte<br />

PLL: Stop<br />

fIH: Selectable<br />

fMX: Selectable<br />

fSUB: Run<br />

fIL: Selectable by<br />

option byte<br />

PLL: Stop<br />

fPLL HALT<br />

fPLL STOP<br />

fPLL RUN<br />

fXT HALT<br />

fXT RUN<br />

fIH: Selectable<br />

fMX: Run<br />

fSUB: Selectable<br />

fIL: Selectable by<br />

option byte<br />

PLL: Run<br />

fIH: Run<br />

fMX: Selectable<br />

fSUB: Selectable<br />

fIL: Selectable by<br />

option byte<br />

PLL: Stop<br />

fIH: Selectable<br />

fMX: Run<br />

fSUB: Selectable<br />

fIL: Selectable by<br />

option byte<br />

PLL: Run<br />

fPLL HALT<br />

Power ON<br />

Reset<br />

sequence<br />

fIH RUN<br />

fMX RUN<br />

fPLL RUN<br />

fIH: Selectable<br />

fMX: Run<br />

fSUB: Selectable<br />

fIL: Selectable by<br />

option byte<br />

PLL: Stop<br />

fPLL STOP<br />

fMX HALT<br />

fMX STOP<br />

fIH: Stop Note<br />

fMX: Stop<br />

fSUB: Selectable<br />

fIL: Selectable by<br />

option byte<br />

PLL: Stop<br />

The route of "fIH RUN fXT RUN fMX RUN" and "fMX RUN fXT RUN fIH RUN" is not allowed.<br />

Table 5-5 shows transition of the CPU clock and examples of setting the SFR registers.<br />

fIH HALT<br />

fIH STOP<br />

Table 5-5. CPU Clock Transition and SFR Register Setting Examples (1/6)<br />

(1) CPU operating with high-speed on-chip oscillator clock (B) after reset release (A)<br />

Status Transition SFR Register Setting<br />

fH: Run<br />

fMX: Selectable<br />

fSUB: Selectable<br />

fIL: Selectable by<br />

option byte<br />

PLL: Stop<br />

fIH: Stop<br />

fMX: Stop<br />

fSUB: Selectable<br />

fIL: Selectable by<br />

option byte<br />

PLL: Stop<br />

fIH: Selectable<br />

fMX: Run<br />

fSUB: Selectable<br />

fIL: Selectable by<br />

option byte<br />

PLL: Stop<br />

fIH: Stop<br />

fMX: Stop<br />

fSUB: Selectable<br />

fIL: Selectable by<br />

option byte<br />

PLL: Stop<br />

(A) (B) SFR registers do not have to be set (default status after reset release).<br />

R01UH0317EJ0004 Rev. 0.04 303<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!