04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

R01UH0317EJ0004 Rev. 0.04 1293<br />

Feb. 22, 2013<br />

Necessary WAIT I/O register(SFR) name R/W Bit R/W<br />

Address<br />

READ(MIN.) READ(MAX.) WRITE(MIN.) WRITE(MAX.)<br />

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 1 8 16 7 6 5 4 3 2 1 0<br />

- - - - F0238<br />

- - - - F023A<br />

- - - - F023C<br />

- - - - F023E<br />

- - - - F0240<br />

- - - - F0241<br />

TO2 (Timer output register 2) - - E - - - - - - - -<br />

TO2L - E - - - - - - - - -<br />

TOE2 (Timer output enable register 2) - - E - - - - - - - -<br />

TOE2L E E - E E E E E E E E<br />

TOE2_7 TOE2_6 TOE2_5 TOE2_4 TOE2_3 TOE2_2 TOE2_1 TOE2_0 E E E E E E E E<br />

TOL2 (Timer output level register 2) - - E - - - - - - - -<br />

TOL2L - E - - - - - - - - -<br />

TOM2 (Timer output mode register 2) - - E - - - - - - - -<br />

TOM2L - E - - - - - - - - -<br />

UF0CTL0 (LIN-UART0 control register 0) E E - R E E E E E E E<br />

UF0TXE UF0RXE UF0DIR UF0PS1 UF0PS0 UF0CL UF0SL - E E E E E E E<br />

UF0OPT0 (LIN-UART0 option control register 0) E E - R E E E E E E E<br />

UF0BRF UF0BRT UF0BTT UF0BLS2 UF0BLS1 UF0BLS0 UF0TDL UF0RDL R E E E E E E E<br />

- - - - F0242 UF0CTL1 (LIN-UART0 control register 1) - - E - - - - - - - -<br />

- - - - F0244<br />

- - - - F0245<br />

UF0OPT1 (LIN-UART0 option control register 1) E E - E E E E E E E E<br />

UF0EBE UF0EBL UF0EBC UF0IPCS UF0ACE UF0MD1 UF0MD0 UF0DCS E E E E E E E E<br />

UF0OPT2 (LIN-UART0 option control register 2) E E - R R R R R R E E<br />

UF0RXFL UF0ITS - - - - - - E E<br />

- - - - F0246 UF0STR (LIN-UART0 status register) - - R - - - - - - - -<br />

- - - - F0248 UF0STC (LIN-UART0 status clear register) - - E - - - - - - - -<br />

- - - - F024A<br />

UF0WTX (LIN-UART0 wait transmit data register) - - E - - - - - - - -<br />

UF0WTXB (LIN-UART0 8-bit wait transmit data register ) - E - - - - - - - - -<br />

- - - - F024E UF0ID (LIN-UART0 ID setting register) - E - - - - - - - - -<br />

- - - - F024F UF0BUF0 (LIN-UART0 buffer register 0) - E - - - - - - - - -<br />

- - - - F0250 UF0BUF1 (LIN-UART0 buffer register 1) - E - - - - - - - - -<br />

- - - - F0251 UF0BUF2 (LIN-UART0 buffer register 2) - E - - - - - - - - -<br />

- - - - F0252 UF0BUF3 (LIN-UART0 buffer register 3) - E - - - - - - - - -<br />

- - - - F0253 UF0BUF4 (LIN-UART0 buffer register 4) - E - - - - - - - - -<br />

- - - - F0254 UF0BUF5 (LIN-UART0 buffer register 5) - E - - - - - - - - -<br />

- - - - F0255 UF0BUF6 (LIN-UART0 buffer register 6) - E - - - - - - - - -<br />

- - - - F0256 UF0BUF7 (LIN-UART0 buffer register 7) - E - - - - - - - - -<br />

1293<br />

<strong>RL78</strong>/<strong>D1A</strong> APPENDIX A NUMBER OF WAIT CYCLES TO ACCESS I/O REGISTERS<br />

Specifications in this document are tentative and subject to change.<br />

Under development Preliminary document

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!