04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

13.5.3 Data reception<br />

Figure 13-26 shows the procedure for receiving data.<br />

Figure 13-26. Reception Processing Flow<br />

START<br />

Baud rate setting<br />

(UFnCTL1 register)<br />

Receive data level setting<br />

(UFnOPT0 register)<br />

Various mode settings<br />

(UFnOPT1 register)<br />

Noise filter setting<br />

(UFnOPT2 register)<br />

Various mode settings,<br />

enabling reception<br />

(UFnCTL0 register)<br />

No<br />

INTLSn signal generated?<br />

Yes<br />

Read UFnRX register<br />

Read UFnSTR register<br />

Clear status flag<br />

(UFnSTC register)<br />

Processing corresponding<br />

to status<br />

No<br />

INTLRn signal generated?<br />

R01UH0317EJ0004 Rev. 0.04 723<br />

Feb. 22, 2013<br />

Yes<br />

Read UFnRX register<br />

Cautions 1. When initializing (UFnRXE = 0) the reception unit, be sure to confirm that the reception status flag<br />

has been reset (UFnRSF = 0). When initialization is performed while UFnRSF is “1”, reception is<br />

aborted midway.<br />

2. Be sure to read the receive data register (UFnRX) when a reception error has occurred.<br />

If the UFnRX register is not read, an overrun error occurs upon completion of receiving the next<br />

data.<br />

Remarks 1. See (2) of 13.11 Cautions on Use for details of starting LIN-UART.<br />

2. n = 0, 1

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!