04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<br />

<br />

<br />

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 21 STANDBY FUNCTION<br />

(b) Release by reset signal generation<br />

When the reset signal is generated, HALT mode is released, and then, as in the case with a normal reset<br />

operation, the program is executed after branching to the reset vector address.<br />

Reset signal<br />

Status of CPU<br />

High-speed<br />

system clock <br />

(X1 oscillation)<br />

Reset signal<br />

Status of CPU<br />

High-speed on-chip<br />

oscillator clock<br />

Reset signal<br />

Status of CPU<br />

Subsystem clock <br />

(XT1 oscillation)<br />

Figure 21-4. HALT Mode Release by Reset<br />

(1) When high-speed system clock is used as CPU clock<br />

Normal operation<br />

(high-speed<br />

system clock)<br />

HALT<br />

instruction<br />

HALT mode<br />

Reset<br />

period<br />

Reset processing Note<br />

Normal operation<br />

(High-speed on-chip<br />

oscillator clock)<br />

Oscillates Oscillates<br />

Starting X1 oscillation is<br />

specified by software.<br />

(2) When high-speed on-chip oscillator clock is used as CPU clock<br />

HALT<br />

instruction<br />

Normal operation<br />

(High-speed on-chip<br />

oscillator clock)<br />

HALT mode<br />

Reset<br />

period<br />

Oscillates Oscillates<br />

Wait for oscillation<br />

accuracy stabilization<br />

(3) When subsystem clock is used as CPU clock<br />

HALT<br />

instruction<br />

Normal operation<br />

(subsystem clock) HALT mode<br />

Reset<br />

period<br />

R01UH0317EJ0004 Rev. 0.04 1082<br />

Feb. 22, 2013<br />

<br />

Reset processing Note<br />

Normal operation<br />

(High-speed on-chip<br />

oscillator clock)<br />

Reset processing Note<br />

Normal operation mode<br />

(High-speed on-chip<br />

oscillator clock)<br />

Oscillation<br />

stopped<br />

Oscillates Oscillates<br />

Note Reset processing time: 388 to 673 μ s (When LVD is used)<br />

156 to 360 μ s (When LVD off)<br />

Starting XT1 oscillation is<br />

specified by software.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!