04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 9 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER<br />

(3) Port mode register 6 (PM6)<br />

This register sets input/output of port 6 in 1-bit units. Port 6 alternate function about a PCL output is shown in<br />

Table 9-3.<br />

When using the P66/PCL pin for clock output and buzzer output, clear the PM66 bit and the output latches of P66<br />

to 0.<br />

The PM6 register can be set by a 1-bit or 8-bit memory manipulation instruction.<br />

Reset signal generation sets these registers to FFH.<br />

port<br />

P66<br />

Figure 9-4. Format of Port Mode Register 6 (PM6)<br />

Address: FFF26H After reset: FFH R/W<br />

Symbol 7 6 5 4 3 2 1 0<br />

PM6 1 PM66 PM65 PM64 PM63 PM62 PM61 PM60<br />

PM6n PM6n pin I/O mode selection (n = 0 to 6)<br />

0 Output mode (output buffer on)<br />

1 Input mode (output buffer off)<br />

Table 9-3. Settings of Register, and Output Latch When Using Alternate Function<br />

Alternate function<br />

PMxx Pxx LCDPFxx<br />

Expanded control setting (Register.bit)<br />

Function name I/O<br />

Enable function Disable other function<br />

TI24 Input 1 x TIS21.1,0 = 00 -<br />

TO24 Output 0 0 N/A TOS21.1,0 = 00 SGSEL.3 = 0<br />

PCL Output 0 0<br />

SGSEL.3 = 1 TOS21.1,0 = 01/10<br />

R01UH0317EJ0004 Rev. 0.04 494<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!