04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 12 SERIAL ARRAY UNIT<br />

12.6.4 Stop condition generation<br />

After all data are transmitted to or received from the target slave, a stop condition is generated and the bus is released.<br />

(1) Processing flow<br />

STmn<br />

SEmn<br />

SOEmn Note<br />

SCLr output<br />

SDAr output<br />

Figure 12-82. Timing Chart of Stop Condition Generation<br />

Operation<br />

stop<br />

SOmn bit<br />

manipulation<br />

CKOmn bit<br />

manipulation<br />

Stop condition<br />

SOmn bit<br />

manipulation<br />

Note During the receive operation, the SOEmn bit is set to 0 before receiving the last data.<br />

Remark m: Unit number (m = 1), n: Channel number (n = 1), r: IIC number (r = 11)<br />

Figure 12-83. Flowchart of Stop Condition Generation<br />

Completion of data<br />

transmission/data reception<br />

Starting generation of stop condition.<br />

Writing 1 to STmn bit to clear<br />

(SEmn is cleared to 0)<br />

Writing 0 to SOEmn bit<br />

Writing 0 to SOmn bit<br />

Writing 1 to CKOmn bit<br />

Wait<br />

Writing 1 to SOmn bit<br />

End of IIC communication<br />

Secure a wait time so that the specifications of<br />

I 2 C on the slave side are satisfied.<br />

R01UH0317EJ0004 Rev. 0.04 665<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!