04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 19 DMA CONTROLLER<br />

19.5 Example of Setting of DMA Controller<br />

19.5.1 CSI consecutive transmission<br />

A flowchart showing an example of setting for CSI consecutive transmission is shown below.<br />

Consecutive transmission of CSI00 or CSI01 (256 bytes)<br />

DMA channel 0 is used for DMA transfer.<br />

DMA start source: INTCSI00 or INTCSI01 (software trigger (STG0) only for the first start source)<br />

Interrupt of CSI00 is specified by IFC03 to IFC00 = 1100B. In case of CSI01, interrupt of CSI01 is specified by IFC03<br />

to IFC00 = 1101B.<br />

When INTCSI00 is specified as a DMA start source, transfers FFB00H to FFBFFH (256 bytes) of RAM to FFF10H of<br />

the serial data register (SDR00L) of CSI. When INTCSI01 is specified, transfers FFB00H to FFBFFH (256 bytes) of<br />

RAM to FFF12H of the serial data register (SDR01L).<br />

Remark IFC03 to IFC00: Bits 3 to 0 of DMA mode control registers 0 (DMC0)<br />

R01UH0317EJ0004 Rev. 0.04 1038<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!