04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 6 TIMER ARRAY UNIT<br />

(12) Noise filter enable registers 0 to 2 (TNFEN0 to TNFEN2)<br />

TNFEN0 is used to set for each channel whether the noise filter can be used for the input signal from the timer<br />

input pin of timer array unit 0.<br />

TNFEN1 is used to set for each channel whether the noise filter can be used for the input signal from the timer<br />

input pin of timer array unit 1.<br />

TNFEN2 is used to set for each channel whether the noise filter can be used for the input signal from the timer<br />

input pin of timer array unit 2.<br />

Enable the noise filter by setting the corresponding bits to 1 on the pins in need of noise removal.<br />

When the noise filter is ON, it detects the correspondence between the 2 clocks with the CPU/peripheral hardware<br />

clock (fMCK), and synchronizes them. When the noise filter is OFF, only synchronization is performed with the<br />

CPU/peripheral hardware clock (fMCK).<br />

TNFEN0 to TNFEN2 can be set by a 1-bit or 8-bit memory manipulation instruction.<br />

Reset signal generation clears these registers to 00H.<br />

R01UH0317EJ0004 Rev. 0.04 349<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!