04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 14 CAN CONTROLLER<br />

Table 14-19. Bit Configuration of Message Buffer Registers (1/2)<br />

Address Symbol Bit 7/15 Bit 6/14 Bit 5/13 Bit 4/12 Bit 3/11 Bit 2/10 Bit 1/9 Bit 0/8<br />

000F06x0H C0MDB01m Message data (byte 0)<br />

000F06x1H<br />

Message data (byte 1)<br />

000F06x0H C0MDB0m Message data (byte 0)<br />

000F06x1H C0MDB1m<br />

Message data (byte 1)<br />

000F06x2H C0MDB23m Message data (byte 2)<br />

000F06x3H Message data (byte 3)<br />

000F06x2H C0MDB2m Message data (byte 2)<br />

000F06x3H C0MDB3m<br />

Message data (byte 3)<br />

000F06x4H C0MDB45m Message data (byte 4)<br />

000F06x5H Message data (byte 5)<br />

000F06x4H C0MDB4m Message data (byte 4)<br />

000F06x5H C0MDB5m<br />

Message data (byte 5)<br />

000F06x6H C0MDB67m Message data (byte 6)<br />

000F06x7H Message data (byte 7)<br />

000F06x6H C0MDB6m Message data (byte 6)<br />

000F06x7H C0MDB7m<br />

000F06x8H C0MDLCm<br />

000F06x9H C0MCONFm<br />

Message data (byte 7)<br />

0 0 0 0 MDLC3 MDLC2 MDLC1 MDLC0<br />

OWS RTR MT2 MT1 MT0 0 0 MA0<br />

000F06xAH C0MIDLm<br />

ID7 ID6 ID5 ID4 ID3 ID2 ID1 ID0<br />

000F06xBH<br />

ID15 ID14 ID13 ID12 ID11 ID10 ID9 ID8<br />

000F06xCH C0MIDHm<br />

ID23 ID22 ID21 ID20 ID19 ID18 ID17 ID16<br />

000F06xDH<br />

IDE 0 0 ID28 ID27 ID26 ID25 ID24<br />

000F06xEH C0MCTRLm (W) 0 0 0 Clear MOW Clear IE Clear DN Clear TRQ Clear RDY<br />

000F06xFH<br />

0 0 0 0 Set IE 0 Set TRQ Set RDY<br />

000F06xEH C0MCTRLm (R) 0 0 0 MOW IE DN TRQ RDY<br />

000F06xFH<br />

0 0 MUC 0 0 0 0 0<br />

Caution The actual register address is calculated as follows:<br />

Register Address = Global Register Area Offset (CH dependent) + Offset Address as listed in table<br />

above<br />

Remarks 1. (R) When read<br />

(W) When write<br />

2. m = 0 to 15<br />

3. x = 0 to F<br />

R01UH0317EJ0004 Rev. 0.04 839<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!