04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

Figure 13-8. Format of LIN-UARTn Status Clear Register (UFnSTC) (2/2)<br />

UFnCLBSF Channel n successful BF reception flag clear trigger<br />

0 Trigger does not operate.<br />

1 Clears (0) the UFnBSF bit of the UFnSTR register.<br />

UFnCLDCE Channel n data consistency error flag clear trigger<br />

0 Trigger does not operate.<br />

1 Clears (0) the UFnDCE bit of the UFnSTR register.<br />

UFnCLPE Channel n parity error flag clear trigger<br />

0 Trigger does not operate.<br />

1 Clears (0) the UFnPE bit of the UFnSTR register.<br />

UFnCLFE Channel n framing error flag clear trigger<br />

0 Trigger does not operate.<br />

1 Clears (0) the UFnFE bit of the UFnSTR register.<br />

UFnCLOVE Channel n overrun error flag clear trigger<br />

0 Trigger does not operate.<br />

1 Clears (0) the UFnOVE bit of the UFnSTR register.<br />

R01UH0317EJ0004 Rev. 0.04 702<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!