04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

LTxDn pin<br />

LRxDn pin<br />

INTLSn<br />

INTLRn<br />

UFnHDC flag<br />

UFnBUC flag<br />

UFnNO bit<br />

UFnRRQ bit<br />

UFnTRQ bit<br />

UFnBUL3 to UFnBUL0 bits<br />

(write)<br />

UFnBUL3 to UFnBUL0 bits<br />

(read)<br />

Figure 13-55. LIN Communication Automatic Baud Rate Mode (Response Transmission)<br />

Clear<br />

Set<br />

data data CSF<br />

BF SF PID data data CSF<br />

UFnID register PID<br />

INTLTn<br />

“L”<br />

“L”<br />

“L”<br />

Sets UFnCLHDC bit to 1<br />

R01UH0317EJ0004 Rev. 0.04 756<br />

Feb. 22, 2013<br />

Clear<br />

0 1 2<br />

m<br />

Sets UFnTRQ bit to 1<br />

m<br />

Wait for next successful BF<br />

reception<br />

Sets UFnCLBUC bit to 1<br />

Examples of the buffer settings and the status of the buffer after 8 bytes of data have been transmitted (UFnBUL3 to<br />

UFnBUL0 = 9) and after 3 bytes of data have been transmitted (UFnBUL3 to UFnBUL0 = 3) are shown below.<br />

(1) When 8-byte data is transmitted (UFnBUL3 to UFnBUL0 = 9)<br />

Buffer setting Buffer status<br />

UFnBUF8 TX Checksum RX Checksum<br />

UFnBUF7 Data7 Data7<br />

UFnBUF6 Data6 Data6<br />

UFnBUF5 Data5 Data5<br />

UFnBUF4 Data4 Data4<br />

UFnBUF3 Data3 Data3<br />

UFnBUF2 Data2 Data2<br />

UFnBUF1 Data1 Data1<br />

UFnBUF0 Data0 Data0

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!