04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 12 SERIAL ARRAY UNIT<br />

12.5.7 Calculating transfer clock frequency<br />

The transfer clock frequency for 3-wire serial I/O (CSI00, CSI01, CSI10) communication can be calculated by the<br />

following expressions.<br />

(1) Master<br />

(2) Slave<br />

(Transfer clock frequency) [Hz] = {Operation clock (fMCK) frequency of target channel} ÷ (SDRmn[15:9] + 1) 2<br />

(Transfer clock frequency) [Hz] = {Frequency of serial clock (fSCK) supplied by master} Note<br />

Note The permissible maximum transfer clock frequency is fMCK/6.<br />

Remarks 1. The value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000000B to<br />

1111111B) and therefore is 0 to 127.<br />

2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 1)<br />

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode<br />

register mn (SMRmn).<br />

R01UH0317EJ0004 Rev. 0.04 646<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!