04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 22 RESET FUNCTION<br />

Multiplier & divider,<br />

multiply-accumulator<br />

Table 22-2. <strong>Hardware</strong> Statuses After Reset Acknowledgment (7/7)<br />

<strong>Hardware</strong> Status After Reset<br />

Multiplication/division data register A (MDAL, MDAH) 0000H<br />

Multiplication/division data register B (MDBL, MDBH) 0000H<br />

Multiplication/division data register C (MDCL, MDCH) 0000H<br />

Multiplication/division control register (MDUC) 00H<br />

Note 1<br />

Acknowledgment<br />

Reset function Note 2<br />

Reset control flag register (RESF) Undefined<br />

Note 2<br />

CLM reset control flag register (RESFCLM) 00H<br />

POR reset confirm register (POCRES) 00H<br />

Voltage detector Voltage detection register (LVIM)<br />

Note 2<br />

00H<br />

Voltage detection level register (LVIS)<br />

Notes 2, 3<br />

00H/01H/81H<br />

Safety functions<br />

Flash memory CRC control register (CRC0CTL) 00H<br />

Flash memory CRC operation result register (PGCRCL) 0000H<br />

CRC input register (CRCIN) 00H<br />

CRC data register (CRCD) 0000H<br />

Invalid memory access detection control register (IAWCTL) 00H<br />

RAM parity error control register (RPECTL) 00H<br />

Specific register manipulation protection register (GUARD) 00H<br />

Flash memory Data flash control register (DFLCTL) 00H<br />

BCD correction circuit BCD correction result register (BCDADJ) Undefined<br />

Notes 1. During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware<br />

statuses become undefined. All other hardware statuses remain unchanged after reset.<br />

2. These values vary depending on the reset source.<br />

Reset Source<br />

Register<br />

RESF<br />

RESFCLM CLKRF bit<br />

RESET<br />

Input<br />

Reset by<br />

POR<br />

Reset by<br />

Execution<br />

of Illegal<br />

Instruction<br />

Reset by<br />

WDT<br />

TRAP bit Cleared Cleared Set (1) Held<br />

WDTRF bit<br />

(0) (0)<br />

Held Set (1)<br />

Reset by<br />

RAM parity<br />

error<br />

Reset by<br />

illegalmemory<br />

access<br />

Reset by<br />

LVD<br />

Reset by<br />

clock<br />

monitor<br />

R01UH0317EJ0004 Rev. 0.04 1103<br />

Feb. 22, 2013<br />

Held<br />

RPERF bit Held Set (1)<br />

Held<br />

IAWRF bit Held Set (1)<br />

LVIRF bit Held Set (1)<br />

Held<br />

Held<br />

Held Set (1)<br />

LVIM LVISEN bit Cleared (0) Cleared (0) Cleared (0) Cleared (0) Cleared (0) Cleared (0) Held Cleared (0)<br />

LVIOMSK bit<br />

LVIF bit<br />

Held Held Held Held Held Held Held Held<br />

LVIS Cleared Cleared Cleared Cleared Cleared Cleared Held Cleared<br />

(00H/01H/ (00H/01H/ (00H/01H/ (00H/01H/ (00H/01H/ (00H/01H/<br />

(00H/01H/<br />

81H) 81H) 81H) 81H) 81H) 81H)<br />

81H)<br />

3. The generation of reset signal other than an LVD reset sets as follows.<br />

• When option byte LVIMDS1, LVIMDS0 = 1, 0: 00H<br />

• When option byte LVIMDS1, LVIMDS0 = 1, 1: 81H<br />

• When option byte LVIMDS1, LVIMDS0 = 0, 1: 01H<br />

Remark The special function register (SFR) mounted depend on the product. See 3.1.4 Special function registers<br />

(SFRs) and 3.1.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!