04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

Figure 13-41. Timing of Occurrence of Data Consistency Error When BF Is Transmitted When UFnBRF = 1 (When<br />

Reception Is in Progress After Transmission of Stop Bit Has Stopped (Previous Input Data = 1))<br />

LTxDn output<br />

LRxDn input<br />

Data sampling<br />

UFnBRF flag<br />

UFnTSF flag<br />

Error judgment<br />

(internal signal)<br />

UFnDCE flag<br />

INTLSn flag<br />

“1“<br />

Edge detection<br />

BF<br />

length<br />

BF<br />

length<br />

Next transmission<br />

is not performed.<br />

R01UH0317EJ0004 Rev. 0.04 741<br />

Feb. 22, 2013<br />

Stop<br />

bit<br />

Stop<br />

bit<br />

Reception operation<br />

is stopped<br />

Figure 13-42. Timing of Occurrence of Data Consistency Error When BF Is Transmitted When UFnBRF = 1 (When<br />

Reception Is in Progress After Transmission of Stop Bit Has Started (Previous Input Data = 0))<br />

LTxDn output<br />

LRxDn input<br />

Data sampling<br />

UFnBRF flag<br />

UFnTSF flag<br />

Error judgment<br />

(internal signal)<br />

UFnDCE flag<br />

INTLSn flag<br />

“1“<br />

Edge detection<br />

BF<br />

length<br />

BF<br />

length<br />

During reception<br />

operation<br />

Stop<br />

bit<br />

Stop<br />

bit<br />

Next transmission<br />

is not performed.<br />

Edge<br />

detection<br />

(2) BF reception enable mode during communication (UFnMD1, UFnMD0 = 10B)<br />

If BF reception enable mode during communication (UFnMD1, UFnMD0 = 10B) is set, a mode that recognizes a<br />

new BF is entered during data communication in addition to when waiting for successful BF reception (UFnBRF =<br />

1). When not waiting for successful BF reception (UFnBRF = 0) and when a low level has been detected at the<br />

data stop bit position (10th bit), judging a framing error or an overrun error is being waited for until input data<br />

becomes high level, because a new BF may be undergoing reception. If the successive-low-level period is less<br />

than 11 bits, it is judged as error detection (see Figure 13-43). If not an overrun error, the first eight bits of receive<br />

data are stored into the UFnRX register. At this time, a successful BF reception flag (UFnBSF) is not set. When

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!