04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

LTxDn pin<br />

LRxDn pin<br />

INTLSn<br />

INTLRn<br />

UFnHDC flag<br />

UFnBUC flag<br />

UFnRRQ bit<br />

UFnCON bit<br />

UFnTRQ bit<br />

UFnBUL3 to UFnBUL0 bits<br />

(write)<br />

UFnBUL3 to UFnBUL0 bits<br />

(read)<br />

“H”<br />

“L”<br />

“L”<br />

Figure 13-65. Multi-Byte Reception Implementation Example<br />

Response preparation Response preparation<br />

Response preparation check<br />

check<br />

check<br />

BF SF PID data data data data data CSF<br />

Sets UFnCLHDC bit to 1<br />

Clear<br />

0 1<br />

Set<br />

Sets UFnRRQ bit to 1<br />

Sets UFnCON bit to 1<br />

R01UH0317EJ0004 Rev. 0.04 766<br />

Feb. 22, 2013<br />

Clear<br />

Sets<br />

UFnCLBUC<br />

bit to 1<br />

Clear<br />

Sets<br />

UFnCLBUC<br />

bit to 1<br />

Clear<br />

2 2 2<br />

2 0 1 2 0 1 2<br />

Set Set<br />

Sets UFnRRQ bit to 1 Sets UFnRRQ bit to 1<br />

Clears UFnCON bit to 0<br />

Caution When UFnBUL3 to UFnBUL0 are “2”, data is always stored into UFnBUF0 and UFnBUF1.<br />

If read processing of the receive data is not performed in time, make adjustments such as setting<br />

UFnBUL3 to UFnBUL0 to “1”.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!