04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 12 SERIAL ARRAY UNIT<br />

INTTM23<br />

Peripheral enable<br />

register 0 (PER0)<br />

PRS<br />

SAU0EN<br />

013<br />

fCLK<br />

Serial clock I/O pin<br />

(SCK00)<br />

Serial data input pin<br />

(SI00)<br />

Serial clock I/O pin<br />

(SCK01)<br />

Serial data input pin<br />

(SI01)<br />

Channel 0<br />

Note 2<br />

Note 2<br />

TXE<br />

00<br />

RXE<br />

00<br />

Channel 1<br />

Selector<br />

PRS<br />

012<br />

Figure 12-1. Block Diagram of Serial Array Unit 0<br />

Serial clock select register 0 (SPS0)<br />

4<br />

Edge<br />

detection<br />

PRS<br />

011<br />

Selector<br />

Serial pin selection<br />

(see Figure 12-2)<br />

DAP<br />

00<br />

Edge/level<br />

detection<br />

PRS<br />

010<br />

PRS<br />

003<br />

fCLK/2 0 - fCLK/2 11<br />

CK01 CK00<br />

CKP<br />

00<br />

0<br />

Prescaler<br />

PRS<br />

002<br />

4<br />

Selector<br />

PRS<br />

001<br />

PRS<br />

000<br />

fCLK/2 0 - fCLK/2 11<br />

CKS<br />

00<br />

CCS<br />

002<br />

STS<br />

000<br />

Serial mode register 00 (SMR00)<br />

DIR<br />

0 0<br />

0 0<br />

00<br />

Communication controller<br />

Serial transfer end interrupt<br />

(INTCSI01)<br />

R01UH0317EJ0004 Rev. 0.04 560<br />

Feb. 22, 2013<br />

Note 1<br />

Serial communication operation setting register 00 (SCR00)<br />

CK01 CK00<br />

Edge/level<br />

detection<br />

Serial output register 0 (SO0)<br />

0 0 0 0 0 0 CKO01 CKO00 0 0 0 0 0 0 SO01 SO00<br />

fSCK<br />

Selector<br />

fMCK<br />

Selector<br />

Serial data register 00 (SDR00)<br />

Clock controller<br />

fTCLK<br />

DLS<br />

002<br />

Shift register<br />

DLS<br />

001<br />

DLS<br />

000<br />

CSI00<br />

CSI01<br />

TSF<br />

00<br />

Communication<br />

status<br />

BFF<br />

00<br />

Communication controller<br />

0 0 SE01 SE00<br />

0 0 SS01 SS00<br />

0 0 ST01 ST00<br />

0 0 SOE01 SOE00<br />

0 0 SOL01 SOL00<br />

FECT<br />

00<br />

Interrupt<br />

controller<br />

Serial flag clear trigger<br />

register 00 (SIR00)<br />

FEF<br />

00<br />

Serial pin selection<br />

(see Figure 12-2)<br />

Output<br />

controller<br />

PECT<br />

00<br />

Error controller<br />

PEF<br />

00<br />

OVCT<br />

00<br />

OVF<br />

00<br />

Serial status register 00 (SSR00)<br />

Clear<br />

Error<br />

information<br />

Serial channel enable<br />

status register 0 (SE0)<br />

Serial channel start<br />

register 0 (SS0)<br />

Serial channel stop<br />

register 0 (ST0)<br />

Serial output enable<br />

register 0 (SOE0)<br />

Serial output level<br />

register 0 (SOL0)<br />

Serial data output pin<br />

(SO00)<br />

Serial transfer end interrupt<br />

(INTCSI00)<br />

Serial data output pin<br />

(SO01)<br />

Notes 1. When operation is stopped (SEmn = 0), the higher 7 bits become the clock division setting section and the<br />

lower bits are fixed to 0.<br />

During operation (SEmn = 1), it becomes a buffer register.<br />

2. Serial pin selection (see Figure 12-2)

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!