04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 33 ELECTRICAL SPECIFICATIONS (L GRADE PRODUCT) (TARGET)<br />

33.5.6 Serial interface: LIN-UART(UARTF) operation<br />

TA = -40 to +105 C<br />

2.7 V VDD = EVDD0 = EVDD1 = SMVDD0 = SMVDD1 5.5 V, VSS = EVSS0 = EVSS1 = SMVSS0 = SMVSS1 = 0 V<br />

Items Symbols Conditions Min. Max. Unit<br />

Transfer rate T 1.0 Mbps<br />

33.5.7 Serial interface: CAN operation<br />

TA = -40 to +105 C,<br />

2.7 V VDD = EVDD0 = EVDD1 = SMVDD0 = SMVDD1 5.5 V, VSS = EVSS0 = EVSS1 = SMVSS0 = SMVSS1 = 0 V<br />

Items Symbols Conditions Min. Max. Unit<br />

Transfer rate T 1.0 Mbps<br />

Internal delay time tNODE 100 ns<br />

CRxD minimum pulse width tCRXW Necessary<br />

200 ns<br />

for wake up<br />

width to detect<br />

wakeup signal<br />

CAN Internal clock<br />

CTxD pin<br />

(Transfer data)<br />

CRxD pin<br />

(Receive data)<br />

note<br />

Figure 33-11. Internal delay time of CAN<br />

toutput<br />

Internal delay time (tNODE) = Internal Transfer Delay (toutput) + Internal Receive Delay (tInput)<br />

Note CAN Internal clock (fCAN): CAN baud rate clock<br />

<strong>RL78</strong>/<strong>D1A</strong><br />

CAN<br />

macro<br />

Image figure of internal delay<br />

R01UH0317EJ0004 Rev. 0.04 1268<br />

Feb. 22, 2013<br />

tinput<br />

Internal Transfer Delay<br />

Internal Receive Delay<br />

CTxD pin<br />

CRxD pin

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!