04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<br />

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 20 INTERRUPT FUNCTIONS<br />

20.4.4 Interrupt request hold<br />

There are instructions where, even if an interrupt request is issued while the instructions are being executed, interrupt<br />

request acknowledgment is held pending until the end of execution of the next instruction. These instructions (interrupt<br />

request hold instructions) are listed below.<br />

MOV PSW, #byte<br />

MOV PSW, A<br />

MOV1 PSW. bit, CY<br />

SET1 PSW. bit<br />

CLR1 PSW. bit<br />

RETB<br />

RETI<br />

POP PSW<br />

BTCLR PSW. bit, $addr20<br />

EI<br />

DI<br />

SKC<br />

SKNC<br />

SKZ<br />

SKNZ<br />

SKH<br />

SKNH<br />

Manipulation instructions for the IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, MK0L, MK0H, MK1L, MK1H, MK2L,<br />

MK2H, MK3L, PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L,<br />

PR12H, and PR13L registers<br />

Figure 20-11 shows the timing at which interrupt requests are held pending.<br />

CPU processing<br />

××IF<br />

Figure 20-11. Interrupt Request Hold<br />

Instruction N Instruction M<br />

Remarks 1. Instruction N: Interrupt request hold instruction<br />

2. Instruction M: Instruction other than interrupt request hold instruction<br />

PSW and PC saved, jump<br />

to interrupt servicing<br />

Interrupt servicing<br />

program<br />

R01UH0317EJ0004 Rev. 0.04 1072<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!