04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 21 STANDBY FUNCTION<br />

Item<br />

HALT Mode Setting<br />

Table 21-1. Operating Statuses in HALT Mode (1/3)<br />

When HALT Instruction Is Executed While CPU Is Operating on Main System Clock<br />

When CPU Is Operating on<br />

High-speed on-chip oscillator<br />

Clock (fIH)<br />

When CPU Is Operating on<br />

X1 Clock (fX)<br />

When CPU Is Operating on<br />

External Main System Clock<br />

(fEX)<br />

System clock Clock supply to the CPU is stopped<br />

Main system clock fIH Operation continues (cannot<br />

be stopped)<br />

Operation disabled<br />

fX Operation disabled<br />

Operation continues (cannot<br />

be stopped)<br />

Cannot operate<br />

fEX<br />

Cannot operate Operation continues (cannot<br />

be stopped)<br />

Subsystem clock fXT Status before HALT mode was set is retained<br />

fIL Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of<br />

operation speed mode control register (OSMC)<br />

WUTMMCK0 = 1: Oscillates<br />

WUTMMCK0 = 0 and WDTON = 0: Stops<br />

WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates<br />

WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops<br />

PLL Status before HALT mode was set is retained<br />

CPU<br />

Code flash memory<br />

Data flash memory<br />

Operation stopped<br />

RAM Operation stopped (however, operable when DMA is executed)<br />

CREG Status before HALT mode was set is retained<br />

Port (latch) Status before HALT mode was set is retained (CPU is stopped, while input/output function is<br />

possible by DMA access during HALT mode)<br />

Timer array unit<br />

Real-time clock (RTC)<br />

Interval timer<br />

Operable<br />

Watchdog timer See CHAPTER 10 WATCHDOG TIMER<br />

CLM Operable if fIL is not stopped<br />

PCL<br />

A/D converter<br />

SAU (CSI, IIC)<br />

Operable<br />

Serial interface LIN-UART<br />

(UARTF)<br />

CAN controller<br />

LCD controller/driver<br />

Sound generator<br />

Stepper motor controller/driver<br />

(with ZPD)<br />

Multiplier and divider/multiplyaccumulator<br />

DMA controller<br />

Power-on-reset function<br />

Voltage detection function<br />

External interrupt<br />

Internal interrupt<br />

Acceptable<br />

CRC High-speed CRC Operable<br />

operation<br />

function<br />

General-purpose<br />

CRC<br />

R01UH0317EJ0004 Rev. 0.04 1078<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!