04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 20 INTERRUPT FUNCTIONS<br />

(4) External interrupt rising edge enable register 0 (EGP0)<br />

These registers specify the valid edge for external interrupt, INTP0 to INTP5, INTPLR0, and INTPLR1.<br />

The registers can be set by a 1-bit or 8-bit memory manipulation instruction.<br />

Reset signal generation clears these registers to 00H.<br />

Figure 20-5. Format of External Interrupt Rising Edge Enable Register 0 (EGP0) and External Interrupt Falling<br />

Edge Enable Register 0 (EGN0)<br />

Address: FFF38H After reset: 00H R/W<br />

Symbol 7 6 5 4 3 2 1 0<br />

EGP0 EGP7 EGP6 EGP5 EGP4 EGP3 EGP2 EGP1 EGP0<br />

Address: FFF39H After reset: 00H R/W<br />

Symbol 7 6 5 4 3 2 1 0<br />

EGN0 EGN7 EGN6 EGN5 EGN4 EGN3 EGN2 EGN1 EGN0<br />

EGPn EGNn Valid edge selection of external interrupt<br />

0 0 Edge detection disabled<br />

0 1 Falling edge<br />

1 0 Rising edge<br />

1 1 Both rising and falling edges<br />

Table 20-3 shows the ports corresponding to the EGPn and EGNn bits.<br />

R01UH0317EJ0004 Rev. 0.04 1062<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!